Searched hist:239671 (Results 1 - 5 of 5) sorted by relevance

/freebsd-10.2-release/sys/mips/beri/
H A Dstd.beri239671 Sat Aug 25 08:32:46 MDT 2012 rwatson Add preliminary support for the SRI International / University of Cambridge
Bluespec Extensible RISC Implementation (BERI) processor. BERI is a 64-bit
MIPS ISA soft CPU core that can be synthesised to Altera and Xilinx FPGAs,
and is being used for CPU and OS research at several institutions.

Sponsored by: DARPA, AFRL
H A Dberi_machdep.c239671 Sat Aug 25 08:32:46 MDT 2012 rwatson Add preliminary support for the SRI International / University of Cambridge
Bluespec Extensible RISC Implementation (BERI) processor. BERI is a 64-bit
MIPS ISA soft CPU core that can be synthesised to Altera and Xilinx FPGAs,
and is being used for CPU and OS research at several institutions.

Sponsored by: DARPA, AFRL
H A Dfiles.beri239671 Sat Aug 25 08:32:46 MDT 2012 rwatson Add preliminary support for the SRI International / University of Cambridge
Bluespec Extensible RISC Implementation (BERI) processor. BERI is a 64-bit
MIPS ISA soft CPU core that can be synthesised to Altera and Xilinx FPGAs,
and is being used for CPU and OS research at several institutions.

Sponsored by: DARPA, AFRL
/freebsd-10.2-release/sys/conf/
H A Doptions.mipsdiff 239671 Sat Aug 25 08:32:46 MDT 2012 rwatson Add preliminary support for the SRI International / University of Cambridge
Bluespec Extensible RISC Implementation (BERI) processor. BERI is a 64-bit
MIPS ISA soft CPU core that can be synthesised to Altera and Xilinx FPGAs,
and is being used for CPU and OS research at several institutions.

Sponsored by: DARPA, AFRL
/freebsd-10.2-release/sys/mips/mips/
H A Dmachdep.cdiff 239671 Sat Aug 25 08:32:46 MDT 2012 rwatson Add preliminary support for the SRI International / University of Cambridge
Bluespec Extensible RISC Implementation (BERI) processor. BERI is a 64-bit
MIPS ISA soft CPU core that can be synthesised to Altera and Xilinx FPGAs,
and is being used for CPU and OS research at several institutions.

Sponsored by: DARPA, AFRL

Completed in 117 milliseconds