Searched defs:regPWRSEQ1_BL_PWM_PERIOD_CNTL (Results 1 - 8 of 8) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7206 #define regPWRSEQ1_BL_PWM_PERIOD_CNTL 0x2f87 macro
H A Ddpcs_4_2_0_offset.h124 #define regPWRSEQ1_BL_PWM_PERIOD_CNTL 0x2f87 macro
[all...]
H A Ddpcs_4_2_3_offset.h128 #define regPWRSEQ1_BL_PWM_PERIOD_CNTL 0x2f87 macro
[all...]
H A Ddpcs_4_2_2_offset.h111 #define regPWRSEQ1_BL_PWM_PERIOD_CNTL 0x2f87 macro
[all...]
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h13055 #define regPWRSEQ1_BL_PWM_PERIOD_CNTL macro
[all...]
H A Ddcn_3_1_4_offset.h11572 #define regPWRSEQ1_BL_PWM_PERIOD_CNTL macro
[all...]
H A Ddcn_3_1_5_offset.h12324 #define regPWRSEQ1_BL_PWM_PERIOD_CNTL macro
[all...]
H A Ddcn_3_1_2_offset.h12459 #define regPWRSEQ1_BL_PWM_PERIOD_CNTL macro
[all...]

Completed in 1865 milliseconds