Searched defs:regPWRSEQ1_BL_PWM_CNTL_BASE_IDX (Results 1 - 8 of 8) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7203 #define regPWRSEQ1_BL_PWM_CNTL_BASE_IDX 2 macro
H A Ddpcs_4_2_0_offset.h121 #define regPWRSEQ1_BL_PWM_CNTL_BASE_IDX 2 macro
[all...]
H A Ddpcs_4_2_3_offset.h125 #define regPWRSEQ1_BL_PWM_CNTL_BASE_IDX 2 macro
[all...]
H A Ddpcs_4_2_2_offset.h108 #define regPWRSEQ1_BL_PWM_CNTL_BASE_IDX 2 macro
[all...]
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h13052 #define regPWRSEQ1_BL_PWM_CNTL_BASE_IDX macro
[all...]
H A Ddcn_3_1_4_offset.h11569 #define regPWRSEQ1_BL_PWM_CNTL_BASE_IDX macro
[all...]
H A Ddcn_3_1_5_offset.h12321 #define regPWRSEQ1_BL_PWM_CNTL_BASE_IDX macro
[all...]
H A Ddcn_3_1_2_offset.h12456 #define regPWRSEQ1_BL_PWM_CNTL_BASE_IDX macro
[all...]

Completed in 1908 milliseconds