Searched defs:regPWRSEQ1_BL_PWM_CNTL (Results 1 - 8 of 8) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7202 #define regPWRSEQ1_BL_PWM_CNTL 0x2f85 macro
H A Ddpcs_4_2_0_offset.h120 #define regPWRSEQ1_BL_PWM_CNTL 0x2f85 macro
[all...]
H A Ddpcs_4_2_3_offset.h124 #define regPWRSEQ1_BL_PWM_CNTL 0x2f85 macro
[all...]
H A Ddpcs_4_2_2_offset.h107 #define regPWRSEQ1_BL_PWM_CNTL 0x2f85 macro
[all...]
/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h13051 #define regPWRSEQ1_BL_PWM_CNTL macro
[all...]
H A Ddcn_3_1_4_offset.h11568 #define regPWRSEQ1_BL_PWM_CNTL macro
[all...]
H A Ddcn_3_1_5_offset.h12320 #define regPWRSEQ1_BL_PWM_CNTL macro
[all...]
H A Ddcn_3_1_2_offset.h12455 #define regPWRSEQ1_BL_PWM_CNTL macro
[all...]

Completed in 1720 milliseconds