Searched defs:regDWB_OGAM_RAMA_START_SLOPE_CNTL_B (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h1393 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_B 0x32ab macro
[all...]
H A Ddcn_3_1_4_offset.h12226 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_B macro
[all...]
H A Ddcn_3_1_5_offset.h892 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_B 0x32ab macro
[all...]
H A Ddcn_3_2_0_offset.h800 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_B 0x32ab macro
[all...]
H A Ddcn_3_1_2_offset.h1189 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_B 0x32ab macro
[all...]
H A Ddcn_3_2_1_offset.h800 #define regDWB_OGAM_RAMA_START_SLOPE_CNTL_B 0x32ab macro
[all...]

Completed in 1517 milliseconds