Searched defs:regDP4_DP_DPHY_TRAINING_PATTERN_SEL (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h11047 #define regDP4_DP_DPHY_TRAINING_PATTERN_SEL macro
[all...]
H A Ddcn_3_1_4_offset.h10744 #define regDP4_DP_DPHY_TRAINING_PATTERN_SEL macro
[all...]
H A Ddcn_3_1_5_offset.h10578 #define regDP4_DP_DPHY_TRAINING_PATTERN_SEL macro
[all...]
H A Ddcn_3_2_0_offset.h9973 #define regDP4_DP_DPHY_TRAINING_PATTERN_SEL 0x2518 macro
[all...]
H A Ddcn_3_1_2_offset.h10823 #define regDP4_DP_DPHY_TRAINING_PATTERN_SEL macro
[all...]
H A Ddcn_3_2_1_offset.h9972 #define regDP4_DP_DPHY_TRAINING_PATTERN_SEL 0x2518 macro
[all...]

Completed in 1644 milliseconds