Searched defs:regDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h10244 #define regDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_4_offset.h9683 #define regDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_5_offset.h9775 #define regDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_2_0_offset.h9134 #define regDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_1_2_offset.h10020 #define regDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX 2 macro
[all...]
H A Ddcn_3_2_1_offset.h9133 #define regDP1_DP_DPHY_TRAINING_PATTERN_SEL_BASE_IDX 2 macro
[all...]

Completed in 1463 milliseconds