Searched defs:regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R (Results 1 - 4 of 4) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h4971 #define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R 0x0efb macro
[all...]
H A Ddcn_3_1_4_offset.h5664 #define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R 0x0efb macro
[all...]
H A Ddcn_3_1_5_offset.h4510 #define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R 0x0efb macro
[all...]
H A Ddcn_3_1_2_offset.h4751 #define regCM1_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R 0x0efb macro
[all...]

Completed in 1148 milliseconds