Searched defs:regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R (Results 1 - 4 of 4) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h4279 #define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R 0x0d90 macro
[all...]
H A Ddcn_3_1_4_offset.h4972 #define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R 0x0d90 macro
[all...]
H A Ddcn_3_1_5_offset.h3818 #define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R 0x0d90 macro
[all...]
H A Ddcn_3_1_2_offset.h4059 #define regCM0_CM_BLNDGAM_RAMA_START_SLOPE_CNTL_R 0x0d90 macro
[all...]

Completed in 1013 milliseconds