Searched defs:regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h8163 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0ec2 macro
[all...]
H A Ddcn_3_1_4_offset.h14820 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE macro
[all...]
H A Ddcn_3_1_5_offset.h7702 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0ec2 macro
[all...]
H A Ddcn_3_2_0_offset.h7089 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0ec2 macro
[all...]
H A Ddcn_3_1_2_offset.h7939 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0ec2 macro
[all...]
H A Ddcn_3_2_1_offset.h7088 #define regABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE 0x0ec2 macro
[all...]

Completed in 1544 milliseconds