Searched defs:regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX (Results 1 - 6 of 6) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_6_offset.h8040 #define regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX 3 macro
[all...]
H A Ddcn_3_1_4_offset.h14697 #define regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX macro
[all...]
H A Ddcn_3_1_5_offset.h7579 #define regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX 3 macro
[all...]
H A Ddcn_3_2_0_offset.h6966 #define regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX 3 macro
[all...]
H A Ddcn_3_1_2_offset.h7816 #define regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX 3 macro
[all...]
H A Ddcn_3_2_1_offset.h6965 #define regABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE_BASE_IDX 3 macro
[all...]

Completed in 2277 milliseconds