Searched defs:mmOTG0_OTG_DRR_CONTROL (Results 1 - 8 of 8) sorted by relevance

/openbsd-current/sys/dev/pci/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h4902 #define mmOTG0_OTG_DRR_CONTROL 0x1b97 macro
H A Ddcn_3_0_3_offset.h4273 #define mmOTG0_OTG_DRR_CONTROL 0x1b9b macro
H A Ddcn_1_0_offset.h6481 #define mmOTG0_OTG_DRR_CONTROL 0x1b99 macro
[all...]
H A Ddcn_2_0_0_offset.h9166 #define mmOTG0_OTG_DRR_CONTROL 0x1b97 macro
[all...]
H A Ddcn_2_1_0_offset.h8135 #define mmOTG0_OTG_DRR_CONTROL 0x1b97 macro
[all...]
H A Ddcn_3_0_1_offset.h6686 #define mmOTG0_OTG_DRR_CONTROL 0x1b9b macro
[all...]
H A Ddcn_3_0_2_offset.h8015 #define mmOTG0_OTG_DRR_CONTROL 0x1b9b macro
[all...]
H A Ddcn_3_0_0_offset.h8861 #define mmOTG0_OTG_DRR_CONTROL 0x1b9b macro
[all...]

Completed in 1281 milliseconds