| /freebsd-13-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | AllocationOrder.cpp | 29 AllocationOrder::AllocationOrder(unsigned VirtReg, argument
|
| H A D | LiveIntervalUnion.cpp | 29 void LiveIntervalUnion::unify(LiveInterval &VirtReg, const LiveRange &Range) { argument
56 void LiveIntervalUnion::extract(LiveInterval &VirtReg, const LiveRange &Range) { argument
|
| H A D | RegisterCoalescer.h | 62 CoalescerPair(unsigned VirtReg, unsigned PhysReg, argument
|
| H A D | LiveRegMatrix.cpp | 104 void LiveRegMatrix::assign(LiveInterval &VirtReg, unsigned PhysReg) { argument
121 void LiveRegMatrix::unassign(LiveInterval &VirtReg) { argument
146 checkRegMaskInterference(LiveInterval &VirtReg, unsigned PhysReg) argument
164 checkRegUnitInterference(LiveInterval &VirtReg, unsigned PhysReg) argument
186 checkInterference(LiveInterval &VirtReg, unsigned PhysReg) argument
[all...] |
| H A D | RegAllocBasic.cpp | 144 bool RABasic::LRE_CanEraseVirtReg(unsigned VirtReg) { argument
159 void RABasic::LRE_WillShrinkVirtReg(unsigned VirtReg) { argument
204 spillInterferences(LiveInterval &VirtReg, Register PhysReg, SmallVectorImpl<Register> &SplitVRegs) argument
256 selectOrSplit(LiveInterval &VirtReg, SmallVectorImpl<Register> &SplitVRegs) argument
[all...] |
| H A D | PHIElimination.cpp | 165 unsigned VirtReg = Register::index2VirtReg(Index); local
251 static bool isImplicitlyDefined(unsigned VirtReg, argument
|
| H A D | VirtRegMap.cpp | 101 bool VirtRegMap::hasPreferredPhys(Register VirtReg) { argument
110 bool VirtRegMap::hasKnownPreference(Register VirtReg) { argument
314 Register VirtReg = Register::index2VirtReg(Idx); local
517 Register VirtReg local
[all...] |
| H A D | LiveVariables.cpp | 822 unsigned VirtReg = Register::index2VirtReg(*R); local
|
| H A D | LiveDebugVariables.cpp | 596 void LDVImpl::mapVirtReg(Register VirtReg, UserValue *EC) { argument
602 UserValue *LDVImpl::lookupVirtReg(Register VirtReg) { argument
1189 Register VirtReg = Loc.getReg(); local
[all...] |
| H A D | RegAllocFast.cpp | 86 Register VirtReg; ///< Virtual register number. member in struct:__anon3551::RegAllocFast::LiveReg
91 explicit LiveReg(Register VirtReg) : VirtReg(VirtReg) {} argument
203 LiveRegMap::iterator findLiveVirtReg(Register VirtReg) { argument
248 getStackSpaceFor(Register VirtReg) argument
267 mayLiveOut(Register VirtReg) argument
296 mayLiveIn(Register VirtReg) argument
315 spill(MachineBasicBlock::iterator Before, Register VirtReg, MCPhysReg AssignedReg, bool Kill) argument
343 reload(MachineBasicBlock::iterator Before, Register VirtReg, MCPhysReg PhysReg) argument
397 killVirtReg(Register VirtReg) argument
407 spillVirtReg(MachineBasicBlock::iterator MI, Register VirtReg) argument
612 Register VirtReg = LR.VirtReg; local
663 const Register VirtReg = LR.VirtReg; local
754 Register VirtReg = MO.getReg(); local
778 defineVirtReg(MachineInstr &MI, unsigned OpNum, Register VirtReg, Register Hint) argument
809 reloadVirtReg(MachineInstr &MI, unsigned OpNum, Register VirtReg, Register Hint) argument
[all...] |
| H A D | InlineSpiller.cpp | 556 bool InlineSpiller::reMaterializeFor(LiveInterval &VirtReg, MachineInstr &MI) { argument
[all...] |
| H A D | RegAllocGreedy.cpp | 253 void setStage(const LiveInterval &VirtReg, LiveRangeStage Stage) { argument
629 LRE_CanEraseVirtReg(unsigned VirtReg) argument
644 LRE_WillShrinkVirtReg(unsigned VirtReg) argument
755 tryAssign(LiveInterval &VirtReg, AllocationOrder &Order, SmallVectorImpl<Register> &NewVRegs, const SmallVirtRegSet &FixedRegisters) argument
802 canReassign(LiveInterval &VirtReg, Register PrevReg) argument
865 canEvictInterference(LiveInterval &VirtReg, Register PhysReg, bool IsHint, EvictionCost &MaxCost, const SmallVirtRegSet &FixedRegisters) argument
962 canEvictInterferenceInRange(LiveInterval &VirtReg, Register PhysReg, SlotIndex Start, SlotIndex End, EvictionCost &MaxCost) argument
1015 getCheapestEvicteeWeight(const AllocationOrder &Order, LiveInterval &VirtReg, SlotIndex Start, SlotIndex End, float *BestEvictweight) argument
1041 evictInterference(LiveInterval &VirtReg, Register PhysReg, SmallVectorImpl<Register> &NewVRegs) argument
1099 tryEvict(LiveInterval &VirtReg, AllocationOrder &Order, SmallVectorImpl<Register> &NewVRegs, unsigned CostPerUseLimit, const SmallVirtRegSet &FixedRegisters) argument
1811 tryRegionSplit(LiveInterval &VirtReg, AllocationOrder &Order, SmallVectorImpl<Register> &NewVRegs) argument
1854 calculateRegionSplitCost(LiveInterval &VirtReg, AllocationOrder &Order, BlockFrequency &BestCost, unsigned &NumCands, bool IgnoreCSR, bool *CanCauseEvictionChain) argument
1954 doRegionSplit(LiveInterval &VirtReg, unsigned BestCand, bool HasCompact, SmallVectorImpl<Register> &NewVRegs) argument
2001 tryBlockSplit(LiveInterval &VirtReg, AllocationOrder &Order, SmallVectorImpl<Register> &NewVRegs) argument
2068 tryInstructionSplit(LiveInterval &VirtReg, AllocationOrder &Order, SmallVectorImpl<Register> &NewVRegs) argument
2211 tryLocalSplit(LiveInterval &VirtReg, AllocationOrder &Order, SmallVectorImpl<Register> &NewVRegs) argument
[all...] |
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIPreAllocateWWMRegs.cpp | 128 const Register VirtReg = MO.getReg(); local
|
| H A D | SIInstrInfo.cpp | 7130 Register VirtReg = DstReg.isVirtual() ? DstReg : SrcReg; local
|
| /freebsd-13-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ScheduleDAGInstrs.h | 53 unsigned VirtReg; member in struct:llvm::VReg2SUnit
|
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZRegisterInfo.cpp | 76 getRegAllocationHints( Register VirtReg, ArrayRef<MCPhysReg> Order, SmallVectorImpl<MCPhysReg> &Hints, const MachineFunction &MF, const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const argument
[all...] |
| /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseRegisterInfo.cpp | 316 getRegAllocationHints( Register VirtReg, ArrayRef<MCPhysReg> Order, SmallVectorImpl<MCPhysReg> &Hints, const MachineFunction &MF, const VirtRegMap *VRM, const LiveRegMatrix *Matrix) const argument
|