Searched hist:294727 (Results 1 - 1 of 1) sorted by path

/freebsd-11-stable/sys/arm/arm/
H A Delf_machdep.cdiff 294727 Mon Jan 25 12:26:00 MST 2016 skra Fix an occasional undefined instruction abort during module loading.

Even if data cache maintenance was done by IO code, the relocation
fixup process creates dirty cache entries that we must write back
before doing icache sync.

Reported by: Thiagarajan Venkatasubramanian <tvenkata at juniper.net>
Reviewed by: ian

Completed in 132 milliseconds