#
7a474df7 |
|
30-Jan-2023 |
Jagan Teki <jagan@edgeble.ai> |
clk: rockchip: Add rk3588 clk support Add clock driver support for Rockchip RK3588 SoC. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Signed-off-by: Jagan Teki <jagan@edgeble.ai> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Kever Yang <kever.yang@rock-chips.com> |
#
a25338aa |
|
14-Dec-2022 |
Jagan Teki <jagan@edgeble.ai> |
clk: rockchip: Add rv1126 clk support Add clock driver support for Rockchip RV1126 SoC. Signed-off-by: Joseph Chen <chenjh@rock-chips.com> Signed-off-by: Jagan Teki <jagan@edgeble.ai> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
730a4024 |
|
16-Apr-2022 |
Paweł Jarosz <paweljarosz3691@gmail.com> |
rockchip: rk3066: add clock driver for rk3066 soc Add the clock driver for the rk3066 platform. Derived from the rk3288 and rk3188 driver it supports only a bare minimum to bring up the system to reduce the TPL size for: SDRAM clock configuration. The boot devices NAND, EMMC, SDMMC, SPI. A UART for the debug messages (fixed) at 115200n8. A SARADC for the recovery button. A TIMER for the delays (fixed). There's support for two possible frequencies, the safe 600MHz which will work with default pmic settings and will be set to get away from the 24MHz default and the maximum of 1.416Ghz, which boards can set if they were able to get pmic support for it. After the clock tree is set during the TPL probe there's no parent update support. In OF_REAL mode the drivers ns16550.c and dw-apb-timer.c obtain the (fixed) clk_get_rate from the clock driver instead of platdata. The rk3066 cru node has a number of assigned-clocks properties that call the .set_rate() function. Add them to the list so that they return a 0 instead of -ENOENT. Signed-off-by: Paweł Jarosz <paweljarosz3691@gmail.com> Signed-off-by: Johan Jonker <jbx6244@gmail.com> Reviewed-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
4a262feb |
|
01-Jun-2021 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: rk3568: add clock driver Add rk3568 clock driver and cru structure definition. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
22929e12 |
|
26-Oct-2018 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
drivers: cosmetic: Convert SPDX license tags to Linux Kernel style Complete in the drivers directory the work started with commit 83d290c56fab ("SPDX: Convert all of our single license tags to Linux Kernel style"). Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> |
#
9246d9e5 |
|
28-Nov-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3128: add clock driver Add rk3128 clock driver and cru structure definition. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> |
#
045029cb |
|
23-Jun-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk322x: add clock driver Add clock driver init support for: - cpu, bus clock init; - emmc, sdmmc clock; - ddr clock; Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Fixed format specified (%x -> %p) in clk_rk322x.c: Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> |
#
bae2f282 |
|
01-Jun-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: clk: Add rv1108 clock driver Add clock driver support for Rockchip rv1108 soc Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
#
d1dcf852 |
|
15-May-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: rk3368: Add clock driver Add driver to setup the various PLLs and peripheral clocks on the RK3368. Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
#
41793000 |
|
23-Feb-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3328: add clock driver Add rk3328 clock driver and cru structure definition. Signed-off-by: William Zhang <william.zhang@rock-chips.com> Signed-off-by: Kever Yang <kever.yang@rock-chips.com> |
#
dcdd3278 |
|
18-Feb-2017 |
Heiko Stübner <heiko@sntech.de> |
rockchip: rk3188: Add clock driver Add a driver for setting up and modifying the various PLLs and peripheral clocks on the RK3188. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Reviewed-by: Simon Glass <sjg@chromium.org> Tested-by: Kever Yang <kever.yang@rock-chips.com> |
#
aff8795c |
|
29-Jul-2016 |
Heiko Stübner <heiko@sntech.de> |
move: rockchip: move clock drivers into a subdirectory With the number of Rockchip clock drivers increasing, don't clutter up the core drivers/clk directory with them and instead move them out of the way into a separate subdirectory. Suggested-by: Simon Glass <sjg@chromium.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Simon Glass <sjg@chromium.org> Updated for rk3399: Signed-off-by: Simon Glass <sjg@chromium.org> |
#
a25338aa |
|
14-Dec-2022 |
Jagan Teki <jagan@edgeble.ai> |
clk: rockchip: Add rv1126 clk support Add clock driver support for Rockchip RV1126 SoC. Signed-off-by: Joseph Chen <chenjh@rock-chips.com> Signed-off-by: Jagan Teki <jagan@edgeble.ai> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
730a4024 |
|
16-Apr-2022 |
Paweł Jarosz <paweljarosz3691@gmail.com> |
rockchip: rk3066: add clock driver for rk3066 soc Add the clock driver for the rk3066 platform. Derived from the rk3288 and rk3188 driver it supports only a bare minimum to bring up the system to reduce the TPL size for: SDRAM clock configuration. The boot devices NAND, EMMC, SDMMC, SPI. A UART for the debug messages (fixed) at 115200n8. A SARADC for the recovery button. A TIMER for the delays (fixed). There's support for two possible frequencies, the safe 600MHz which will work with default pmic settings and will be set to get away from the 24MHz default and the maximum of 1.416Ghz, which boards can set if they were able to get pmic support for it. After the clock tree is set during the TPL probe there's no parent update support. In OF_REAL mode the drivers ns16550.c and dw-apb-timer.c obtain the (fixed) clk_get_rate from the clock driver instead of platdata. The rk3066 cru node has a number of assigned-clocks properties that call the .set_rate() function. Add them to the list so that they return a 0 instead of -ENOENT. Signed-off-by: Paweł Jarosz <paweljarosz3691@gmail.com> Signed-off-by: Johan Jonker <jbx6244@gmail.com> Reviewed-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
4a262feb |
|
01-Jun-2021 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: rk3568: add clock driver Add rk3568 clock driver and cru structure definition. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
22929e12 |
|
26-Oct-2018 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
drivers: cosmetic: Convert SPDX license tags to Linux Kernel style Complete in the drivers directory the work started with commit 83d290c56fab ("SPDX: Convert all of our single license tags to Linux Kernel style"). Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> |
#
9246d9e5 |
|
28-Nov-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3128: add clock driver Add rk3128 clock driver and cru structure definition. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> |
#
045029cb |
|
23-Jun-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk322x: add clock driver Add clock driver init support for: - cpu, bus clock init; - emmc, sdmmc clock; - ddr clock; Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Fixed format specified (%x -> %p) in clk_rk322x.c: Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> |
#
bae2f282 |
|
01-Jun-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: clk: Add rv1108 clock driver Add clock driver support for Rockchip rv1108 soc Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
#
d1dcf852 |
|
15-May-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: rk3368: Add clock driver Add driver to setup the various PLLs and peripheral clocks on the RK3368. Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
#
41793000 |
|
23-Feb-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3328: add clock driver Add rk3328 clock driver and cru structure definition. Signed-off-by: William Zhang <william.zhang@rock-chips.com> Signed-off-by: Kever Yang <kever.yang@rock-chips.com> |
#
dcdd3278 |
|
18-Feb-2017 |
Heiko Stübner <heiko@sntech.de> |
rockchip: rk3188: Add clock driver Add a driver for setting up and modifying the various PLLs and peripheral clocks on the RK3188. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Reviewed-by: Simon Glass <sjg@chromium.org> Tested-by: Kever Yang <kever.yang@rock-chips.com> |
#
aff8795c |
|
29-Jul-2016 |
Heiko Stübner <heiko@sntech.de> |
move: rockchip: move clock drivers into a subdirectory With the number of Rockchip clock drivers increasing, don't clutter up the core drivers/clk directory with them and instead move them out of the way into a separate subdirectory. Suggested-by: Simon Glass <sjg@chromium.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Simon Glass <sjg@chromium.org> Updated for rk3399: Signed-off-by: Simon Glass <sjg@chromium.org> |
#
730a4024 |
|
16-Apr-2022 |
Paweł Jarosz <paweljarosz3691@gmail.com> |
rockchip: rk3066: add clock driver for rk3066 soc Add the clock driver for the rk3066 platform. Derived from the rk3288 and rk3188 driver it supports only a bare minimum to bring up the system to reduce the TPL size for: SDRAM clock configuration. The boot devices NAND, EMMC, SDMMC, SPI. A UART for the debug messages (fixed) at 115200n8. A SARADC for the recovery button. A TIMER for the delays (fixed). There's support for two possible frequencies, the safe 600MHz which will work with default pmic settings and will be set to get away from the 24MHz default and the maximum of 1.416Ghz, which boards can set if they were able to get pmic support for it. After the clock tree is set during the TPL probe there's no parent update support. In OF_REAL mode the drivers ns16550.c and dw-apb-timer.c obtain the (fixed) clk_get_rate from the clock driver instead of platdata. The rk3066 cru node has a number of assigned-clocks properties that call the .set_rate() function. Add them to the list so that they return a 0 instead of -ENOENT. Signed-off-by: Paweł Jarosz <paweljarosz3691@gmail.com> Signed-off-by: Johan Jonker <jbx6244@gmail.com> Reviewed-by: Sean Anderson <seanga2@gmail.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
4a262feb |
|
01-Jun-2021 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: rk3568: add clock driver Add rk3568 clock driver and cru structure definition. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
22929e12 |
|
26-Oct-2018 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
drivers: cosmetic: Convert SPDX license tags to Linux Kernel style Complete in the drivers directory the work started with commit 83d290c56fab ("SPDX: Convert all of our single license tags to Linux Kernel style"). Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> |
#
9246d9e5 |
|
28-Nov-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3128: add clock driver Add rk3128 clock driver and cru structure definition. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> |
#
045029cb |
|
23-Jun-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk322x: add clock driver Add clock driver init support for: - cpu, bus clock init; - emmc, sdmmc clock; - ddr clock; Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Fixed format specified (%x -> %p) in clk_rk322x.c: Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> |
#
bae2f282 |
|
01-Jun-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: clk: Add rv1108 clock driver Add clock driver support for Rockchip rv1108 soc Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
#
d1dcf852 |
|
15-May-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: rk3368: Add clock driver Add driver to setup the various PLLs and peripheral clocks on the RK3368. Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
#
41793000 |
|
23-Feb-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3328: add clock driver Add rk3328 clock driver and cru structure definition. Signed-off-by: William Zhang <william.zhang@rock-chips.com> Signed-off-by: Kever Yang <kever.yang@rock-chips.com> |
#
dcdd3278 |
|
18-Feb-2017 |
Heiko Stübner <heiko@sntech.de> |
rockchip: rk3188: Add clock driver Add a driver for setting up and modifying the various PLLs and peripheral clocks on the RK3188. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Reviewed-by: Simon Glass <sjg@chromium.org> Tested-by: Kever Yang <kever.yang@rock-chips.com> |
#
aff8795c |
|
29-Jul-2016 |
Heiko Stübner <heiko@sntech.de> |
move: rockchip: move clock drivers into a subdirectory With the number of Rockchip clock drivers increasing, don't clutter up the core drivers/clk directory with them and instead move them out of the way into a separate subdirectory. Suggested-by: Simon Glass <sjg@chromium.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Simon Glass <sjg@chromium.org> Updated for rk3399: Signed-off-by: Simon Glass <sjg@chromium.org> |
#
4a262feb |
|
01-Jun-2021 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: rk3568: add clock driver Add rk3568 clock driver and cru structure definition. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com> |
#
22929e12 |
|
26-Oct-2018 |
Patrick Delaunay <patrick.delaunay@foss.st.com> |
drivers: cosmetic: Convert SPDX license tags to Linux Kernel style Complete in the drivers directory the work started with commit 83d290c56fab ("SPDX: Convert all of our single license tags to Linux Kernel style"). Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> |
#
9246d9e5 |
|
28-Nov-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3128: add clock driver Add rk3128 clock driver and cru structure definition. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> |
#
045029cb |
|
23-Jun-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk322x: add clock driver Add clock driver init support for: - cpu, bus clock init; - emmc, sdmmc clock; - ddr clock; Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Fixed format specified (%x -> %p) in clk_rk322x.c: Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> |
#
bae2f282 |
|
01-Jun-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: clk: Add rv1108 clock driver Add clock driver support for Rockchip rv1108 soc Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
#
d1dcf852 |
|
15-May-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: rk3368: Add clock driver Add driver to setup the various PLLs and peripheral clocks on the RK3368. Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org> |
#
41793000 |
|
23-Feb-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3328: add clock driver Add rk3328 clock driver and cru structure definition. Signed-off-by: William Zhang <william.zhang@rock-chips.com> Signed-off-by: Kever Yang <kever.yang@rock-chips.com> |
#
dcdd3278 |
|
18-Feb-2017 |
Heiko Stübner <heiko@sntech.de> |
rockchip: rk3188: Add clock driver Add a driver for setting up and modifying the various PLLs and peripheral clocks on the RK3188. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Reviewed-by: Simon Glass <sjg@chromium.org> Tested-by: Kever Yang <kever.yang@rock-chips.com> |
#
aff8795c |
|
29-Jul-2016 |
Heiko Stübner <heiko@sntech.de> |
move: rockchip: move clock drivers into a subdirectory With the number of Rockchip clock drivers increasing, don't clutter up the core drivers/clk directory with them and instead move them out of the way into a separate subdirectory. Suggested-by: Simon Glass <sjg@chromium.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Simon Glass <sjg@chromium.org> Updated for rk3399: Signed-off-by: Simon Glass <sjg@chromium.org> |
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
fe9efbca |
|
13-Nov-2019 |
Finley Xiao <finley.xiao@rock-chips.com> |
rockchip: clk: Add clk driver for rk3308 Add clk controller driver for RK3308 SOC. This patch depends on Elaine's pll patch[0]. [0]http://patchwork.ozlabs.org/patch/1183718/ Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
bbda2ed5 |
|
24-Oct-2019 |
Elaine Zhang <zhangqing@rock-chips.com> |
rockchip: clk: pll: add common pll setting funcs Common PLL setup function, compatible with different SOC. Mainly for the subsequent new SOC use. Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
d49a5267 |
|
11-Jul-2019 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: clk: add px30 clock driver The px30 contains 2 separate clock controllers, pmucru and cru. Add drivers for them. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
|
#
22929e12 |
|
26-Oct-2018 |
Patrick Delaunay <patrick.delaunay@st.com> |
drivers: cosmetic: Convert SPDX license tags to Linux Kernel style Complete in the drivers directory the work started with commit 83d290c56fab ("SPDX: Convert all of our single license tags to Linux Kernel style"). Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
|
#
9246d9e5 |
|
28-Nov-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3128: add clock driver Add rk3128 clock driver and cru structure definition. Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Acked-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
|
#
045029cb |
|
23-Jun-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk322x: add clock driver Add clock driver init support for: - cpu, bus clock init; - emmc, sdmmc clock; - ddr clock; Signed-off-by: Kever Yang <kever.yang@rock-chips.com> Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com> Fixed format specified (%x -> %p) in clk_rk322x.c: Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
|
#
bae2f282 |
|
01-Jun-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: clk: Add rv1108 clock driver Add clock driver support for Rockchip rv1108 soc Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org>
|
#
d1dcf852 |
|
15-May-2017 |
Andy Yan <andy.yan@rock-chips.com> |
rockchip: rk3368: Add clock driver Add driver to setup the various PLLs and peripheral clocks on the RK3368. Signed-off-by: Andy Yan <andy.yan@rock-chips.com> Reviewed-by: Simon Glass <sjg@chromium.org>
|
#
41793000 |
|
23-Feb-2017 |
Kever Yang <kever.yang@rock-chips.com> |
rockchip: rk3328: add clock driver Add rk3328 clock driver and cru structure definition. Signed-off-by: William Zhang <william.zhang@rock-chips.com> Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
|
#
dcdd3278 |
|
18-Feb-2017 |
Heiko Stübner <heiko@sntech.de> |
rockchip: rk3188: Add clock driver Add a driver for setting up and modifying the various PLLs and peripheral clocks on the RK3188. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Reviewed-by: Simon Glass <sjg@chromium.org> Tested-by: Kever Yang <kever.yang@rock-chips.com>
|
#
aff8795c |
|
29-Jul-2016 |
Heiko Stübner <heiko@sntech.de> |
move: rockchip: move clock drivers into a subdirectory With the number of Rockchip clock drivers increasing, don't clutter up the core drivers/clk directory with them and instead move them out of the way into a separate subdirectory. Suggested-by: Simon Glass <sjg@chromium.org> Signed-off-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Simon Glass <sjg@chromium.org> Updated for rk3399: Signed-off-by: Simon Glass <sjg@chromium.org>
|