#
79da0792 |
|
01-Mar-2020 |
Gerwin Klein <gerwin.klein@data61.csiro.au> |
Convert license tags to SPDX identifiers This commit also converts our own copyright headers to directly use SPDX, but leaves all other copyright header intact, only adding the SPDX ident. As far as possible this commit also merges multiple Data61 copyright statements/headers into one for consistency.
|
#
99c7ff89 |
|
16-Feb-2020 |
Luca(Wei) Chen <Wei@cvluca.com> |
fastpath: reorganize the code layout on ARM fastpath_call and fastpath_reply_recv got inlined into a single function. This could cause loading unused code in cache and additional jump instructions required in c_handle_syscall.
|
#
554f812d |
|
08-Nov-2016 |
Anna Lyons <Anna.Lyons@data61.csiro.au> |
mcs: scheduling context donation over ipc After this commit, threads blocked on an endpoint can recieve a scheduling context from the thread that wakes the blocked thread.
|
#
01b73622 |
|
27-May-2019 |
Curtis Millar <curtis.millar@data61.csiro.au> |
Consistent naming of FaultIP and NextIP in kernel Always refer to the virtual register that stores the address of a fault as FaultIP and the register that stores the return for a fault NextIP.
|
#
eac5bd80 |
|
16-May-2019 |
Yanyan Shen <yanyan.shen@data61.csiro.au> |
aarch64: ERET from TX2 SErrors Ignore system errors reported on TX2 at the moment.
|
#
6ae2ad9e |
|
21-Mar-2018 |
Yanyan Shen <yanyan.shen@data61.csiro.au> |
armv8: Add HVC64 and VCPU faults handlers for EL2.
|
#
89a03350 |
|
23-Mar-2018 |
Yanyan Shen <yanyan.shen@data61.csiro.au> |
armv8: Load kernel stack in invalid_vector_entry The halt may call printf, so we set up the kernel stack.
|
#
94255c72 |
|
23-Mar-2018 |
Yanyan Shen <yanyan.shen@data61.csiro.au> |
armv8: Load kernel stack in cur_el_sync The halt may call printf, so we set up the kernel stack.
|
#
5a01e5b2 |
|
23-Mar-2018 |
Yanyan Shen <yanyan.shen@data61.csiro.au> |
armv8: Add ELR, ESR, SPSR, and TPIDR for EL2
|
#
d624bb2c |
|
23-Mar-2018 |
Yanyan Shen <yanyan.shen@data61.csiro.au> |
armv8: Generalise label names for EL1/2
|
#
c2b5d4ad |
|
22-Mar-2018 |
Yanyan Shen <yanyan.shen@data61.csiro.au> |
armv8: Introduce ELR, ESR, SPSR, and TPIDR for EL1
|
#
a47d4b87 |
|
22-Mar-2018 |
Yanyan Shen <yanyan.shen@data61.csiro.au> |
armv8: Generalise ESR shift and constants
|
#
1936323e |
|
23-Jan-2018 |
Yanyan Shen <yanyan.shen@data61.csiro.au> |
armv8: Add SMP support for aarch64 (1) Use NODE_STATE() to access per-core kernel data. (2) Allocate kernel stack in src/arch/arm/64/head.S. (3) Use the TPIDR_EL1 to contain the kernel stack pointer as well as the logical core ID. The kernel stack must be 4-KiB aligned, and the lowest 12 bits of TPIDR_EL1 are for the logical core ID. (4) Define the LD_EX, ST_EX, and OP_WIDTH as "ldxr", "stxr", and "w". (5) Add irq_remote_call_ipi and irq_reschedule_ipi
|
#
40c61e5c |
|
18-Jun-2017 |
Anna Lyons <Anna.Lyons@data61.csiro.au> |
Fix licenses (the rest)
|
#
8610061a |
|
23-Feb-2017 |
amrzar <azarrabi@nicta.com.au> |
aarch64: FPU lazy context switch
|
#
0b2fe8d6 |
|
17-Jan-2017 |
amrzar <azarrabi@nicta.com.au> |
aarch64: Initial implementation
|
#
fac16fe8 |
|
11-Jan-2017 |
amrzar <azarrabi@nicta.com.au> |
aarch64: add preliminary folders and Makefiles
|