#
8173a37c |
|
13-Aug-2018 |
Mitchell Buckley <mitchell.buckley@data61.csiro.au> |
Updated specs and proofs for SELFOUR-1491: control IRQ triggering on ARM.
|
#
dac7a00e |
|
26-Aug-2018 |
Ilya Yanok <ilya.yanok@gmail.com> |
haskell: explicitly import Prelude hiding Word everywhere where it can clash with Word type defined by SEL4.
|
#
4a3d7a95 |
|
13-Jun-2018 |
Rafal Kolanski <rafal.kolanski@nicta.com.au> |
arm-hyp: update proofs for SELFOUR-584: running multiple VMs on ARM As requested by verification, hypervisor registers are now an enumeration-indexed array rather than individual fields. This cleans up some of the proof. Additionally, we sweep some non-complexity under the machine op rug: vcpu_hw_write/read_reg_ccorres is as deep as we go, rather than specifying every operation and proving that vcpu_hw_write seL4_VCPUReg_REG calls set_REG for every REG I took this opportunity to clean up some arm-hyp definitions and proofs, so some whitespace cleanup got tangled in.
|
#
d8d1ee01 |
|
28-Jun-2017 |
Miki Tanaka <miki.tanaka@nicta.com.au> |
haskell: unify arm and arm-hyp haskell files - both ARM and ARM_HYP haskell specs are now generated from the same set of files using cpp - callbacks and platform files are merged into one directory (ARM) - remove check-arm-hyp.py now that there are no ARM_HYP.lhs files
|
#
392d055e |
|
15-May-2017 |
Joel Beeren <joel.beeren@nicta.com.au> |
SELFOUR-748: rename tlb invalidation functions
|
#
82e1b08d |
|
17-May-2017 |
Rafal Kolanski <rafal.kolanski@nicta.com.au> |
haskell: make ARM_HYP match ARM when preprocessed for non-hyp platforms
|
#
de745cb2 |
|
14-Mar-2017 |
Gerwin Klein <gerwin.klein@data61.csiro.au> |
haskell: adopt new getActiveIRQ parameter
|
#
7b75ed2b |
|
06-Feb-2017 |
Rafal Kolanski <rafal.kolanski@nicta.com.au> |
haskell: make ARM resemble the output of ARM_HYP preprocessing The first step of merging the ARM hypervisor extensions into existing ARM is to make the current ARM look like the preprocessed output of ARM_HYP, which currently supports both platforms. NOTE: this requires updates to ARM Refine and CRefine due to shuffling around some constants (pteBits et al.). That is on its way.
|
#
7dc21c9c |
|
15-Jul-2016 |
Rafal Kolanski <rafal.kolanski@nicta.com.au> |
haskell: fix misguided import for ARM platform
|
#
b2a1ff6a |
|
15-Jun-2016 |
Rafal Kolanski <rafal.kolanski@nicta.com.au> |
arm-hyp haskell: VSpace compiles with enabled SMMU (stubbed IO for the moment)
|
#
ce1b60e1 |
|
16-Jul-2016 |
Rafal Kolanski <rafal.kolanski@nicta.com.au> |
haskell: add Hypervisor module, add concept of Hypervisor exceptions The kernel gains an entry point for hypervisor exception events, as well as a way to add arch-specific handlers for these events. We do this since the hypervisor has its own entry point into the kernel, and that must be reflected in the top-level kernel entry interface. For ARM target, which does not have hypervisor support, we add an no-op stub.
|
#
ebc7cbe5 |
|
23-May-2016 |
Japheth Lim <Japheth.Lim@nicta.com.au> |
haskell: move Haskell kernel into spec/
|