#
b4bcfccb |
|
16-Feb-2017 |
Chris Packham <chris.packham@alliedtelesis.co.nz> |
ARM: dts: mvebu: Move mv98dx3236 clock bindings Previously the coreclk binding for the 98dx3236 SoC was inherited from the armada-370/xp. This block is present in as much as it is possible to read from the register location without causing any harm. However the actual sampled at reset values are reflected in the DFX block. Moving the binding to the DFX block enables support for different clock strapping options in hardware. Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
|
#
7b536c00 |
|
20-Dec-2016 |
Uwe Kleine-König <uwe@kleine-koenig.org> |
devicetree: bindings: clk: mvebu: fix description for sata1 on Armada XP SATA Host 0 clock is (as correctly documented) id 15/sata0. Signed-off-by: Uwe Kleine-König <uwe@kleine-koenig.org> Signed-off-by: Rob Herring <robh@kernel.org>
|
#
7752f09c |
|
20-Jul-2016 |
Grzegorz Jaszczyk <jaz@semihalf.com> |
clk: mvebu: armada-39x: add clk description for supported interfaces Both SATA and second USB3.0 interface are supported in Armada-39x SoC family. Add necessary clk description, so both xhci and sata drivers can be correctly initialized. The binding documentation has also been updated accordingly. Signed-off-by: Grzegorz Jaszczyk <jaz@semihalf.com> Acked-by: Rob Herring <robh@kernel.org> Reviewed-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
|
#
4d52b2ac |
|
26-May-2015 |
Boris Brezillon <bbrezillon@kernel.org> |
clk: mvebu: add missing CESA gate clk Even if not documented in the datasheet, the Armada 370 SoC can actually gate the CESA (crypto engine) clock. Add an entry in the gating_desc table to be able to reference the CESA gateclk in the crypto node. Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com> Acked-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: Michael Turquette <mturquette@linaro.org>
|
#
9baf9688 |
|
03-Mar-2015 |
Thomas Petazzoni <thomas.petazzoni@free-electrons.com> |
devicetree: bindings: update DT bindings for Marvell EBU clock support With the introduction of the Marvell Armada 39x SoC, the DT bindings for Marvell EBU clocks need to be extended. This commit include the corresponding update to the Device Tree bindings documentation. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
|
#
e9646fe1 |
|
10-Feb-2014 |
Thomas Petazzoni <thomas.petazzoni@free-electrons.com> |
dt: Update binding information for mvebu gating clocks with Armada 380/385 Add the binding information for the gating clocks of the Armada 380 SoCs and the Armada 385 SoCs. Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
|
#
bac18c75 |
|
10-Feb-2014 |
Gregory CLEMENT <gregory.clement@bootlin.com> |
dt: Update binding information for mvebu gating clocks with Armada 375 Add the binding information for the gating clocks of the Armada 375 SoCs Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Reviewed-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
|
#
96ae0b54 |
|
25-Sep-2013 |
Gregory CLEMENT <gregory.clement@bootlin.com> |
ARM: mvebu: fix gated clock documentation The gated clock documentation referred only to the Orion SoC whereas it also applied for the Armada 370/XP SoC. This commit updates the introduction text and also the list of the compatible strings. Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
|
#
7a87c8ab |
|
26-Jan-2013 |
Jason Cooper <jason@lakedaemon.net> |
ARM: mvebu: correct gated clock documentation Signed-off-by: Jason Cooper <jason@lakedaemon.net>
|
#
c4c34d60 |
|
17-Nov-2012 |
Gregory CLEMENT <gregory.clement@bootlin.com> |
clk: mvebu: armada 370/XP add clock gating control provider for DT Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
#
f97d0d7a |
|
17-Nov-2012 |
Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> |
clk: mvebu: add clock gating control provider for DT This driver allows to provide DT clocks for clock gates found on Marvell Dove and Kirkwood SoCs. The clock gates are referenced by the phandle index of the corresponding bit in the clock gating control register to ease lookup in the datasheet. Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
|