#
06fae14e |
|
06-Mar-2024 |
milek7 <me@milek7.pl> |
arm64: Save/restore FPU state when handling IRQ or syscall Change-Id: I8b2a36d57f410c0d06ca5ce90d1b997494072c94 Reviewed-on: https://review.haiku-os.org/c/haiku/+/7510 Reviewed-by: waddlesplash <waddlesplash@gmail.com> Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org>
|
#
02463fb4 |
|
05-Mar-2024 |
X512 <danger_mail@list.ru> |
kernel/int: consolidate interrupt vector number to `int32` This is no-op for 32 bit platforms because `int32` is defined as `long` there. Change interrupt vector number from 64 bits to 32 bits for 64 bit platforms. Change-Id: I52d1ad616cab16488804e9733c7afaf772a670ba Reviewed-on: https://review.haiku-os.org/c/haiku/+/7507 Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org> Reviewed-by: Alex von Gluck IV <kallisti5@unixzen.com>
|
#
e490b634 |
|
07-Mar-2023 |
David Karoly <karolyd577@gmail.com> |
kernel/arm64: align interrupt postlude with other architectures Change-Id: I0a5325f163d2ca99bfdaa35d7addedcfdc16ff9a Reviewed-on: https://review.haiku-os.org/c/haiku/+/6178 Reviewed-by: waddlesplash <waddlesplash@gmail.com> Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org>
|
#
a0c8f15f |
|
20-Sep-2022 |
David Karoly <karolyd577@gmail.com> |
kernel/arm64: implement iframe stack and unwinding Change-Id: I1587c1f57bd73777a188bb8f1bc58263de82fcb9 Reviewed-on: https://review.haiku-os.org/c/haiku/+/5684 Reviewed-by: Adrien Destugues <pulkomandy@pulkomandy.tk> Reviewed-by: David Karoly <karolyd577@gmail.com> Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org>
|
#
55212b95 |
|
24-Aug-2022 |
David Karoly <karolyd577@gmail.com> |
kernel/arm: reserve interrupts for GICv2 This works similarly on the 32-bit and 64-bit ARM port. Other architectures call reserve_io_interrupt_vectors() when initializing the interrupt controller (e.g. PIC, APIC etc.) so let's do the same on ARM. Change-Id: If5a360cf23fd01d97d2f20702785bc5da0190052 Reviewed-on: https://review.haiku-os.org/c/haiku/+/5566 Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org> Reviewed-by: Fredrik Holmqvist <fredrik.holmqvist@gmail.com>
|
#
1eeb7213 |
|
10-Apr-2022 |
milek7 <me@milek7.pl> |
kernel/arm64: reuse existing GICv2 driver Change-Id: I68d6978d1f4c3bf8d5d53674f794948a9771729b Reviewed-on: https://review.haiku-os.org/c/haiku/+/5276 Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org> Reviewed-by: Adrien Destugues <pulkomandy@pulkomandy.tk>
|
#
6a1f9758 |
|
23-Jul-2022 |
David Karoly <karolyd577@gmail.com> |
arm: move SPI interrupt offset calculation to FDT code Most common values for interrupt-cells are 1 or 2. - one cell: the single cell defines the index of the interrupt within the controller. - two cells: the first cell defines the index of the interrupt within the controller, while the second cell is specifies interrupt flags like active-high/active-low, edge triggered or level-sensitive. ARM Generic Interrupt Controller uses 3 cells: - the 1st cell is the interrupt type: 0 for SPI, 1 for PPI - the 2nd cell contains the interrupt number - the 3rd cell contains interrupt flags, similarly to the 2-cell format SPI interrupts are numbered from 0 in the device tree but they start from 32 on the GIC so an offset should be applied. On the other hand, ACPI tables contain interrupt numbers as they are expected by the GIC so no offset should be applied when interrupts are read from ACPI. see: https://www.kernel.org/doc/Documentation/devicetree/bindings/interrupt-controller/interrupts.txt https://www.kernel.org/doc/Documentation/devicetree/bindings/interrupt-controller/arm%2Cgic.txt https://developer.arm.com/documentation/198123/0301/Arm-CoreLink-GIC-fundamentals Change-Id: Ia41371bd965347f89c17d62e391480d7b2083bae Reviewed-on: https://review.haiku-os.org/c/haiku/+/5490 Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org> Reviewed-by: Adrien Destugues <pulkomandy@pulkomandy.tk>
|
#
1f26a521 |
|
17-Jul-2022 |
David Karoly <karolyd577@gmail.com> |
kernel/arm64/int: add missing header Change-Id: I776271bb117f854783a6ae6bcdba591eafb27fa5 Reviewed-on: https://review.haiku-os.org/c/haiku/+/5481 Reviewed-by: Adrien Destugues <pulkomandy@pulkomandy.tk> Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org>
|
#
d1c3213a |
|
27-Mar-2022 |
milek7 <me@milek7.pl> |
arm64: Add exception handling, handle pagetables access and dirty flags. Change-Id: I751d78eb458da16098d236f3829d0c26540fbc17 Reviewed-on: https://review.haiku-os.org/c/haiku/+/5264 Reviewed-by: Adrien Destugues <pulkomandy@gmail.com> Reviewed-by: waddlesplash <waddlesplash@gmail.com> Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org>
|
#
3c259739 |
|
01-Dec-2021 |
Augustin Cavalier <waddlesplash@gmail.com> |
kernel/int: Allow arch_int_assign_to_cpu to make its own decisions. For now this is used on RISCV64 to indicate that interrupts will always be on CPU 0. However, in the future, some architectures may want or require interrupts to be "steered" in various ways, and this also paves the way for that. Change-Id: Iec79870cf5c4898d102d0e624de19602271ae772 Reviewed-on: https://review.haiku-os.org/c/haiku/+/4721 Reviewed-by: waddlesplash <waddlesplash@gmail.com> Reviewed-by: Alex von Gluck IV <kallisti5@unixzen.com> Tested-by: Commit checker robot <no-reply+buildbot@haiku-os.org>
|
#
384d4e93 |
|
03-Sep-2019 |
Jaroslaw Pelczar <jarek@jpelczar.com> |
arm64: Add stubs so kernel can at least link Signed-off-by: Jaroslaw Pelczar <jarek@jpelczar.com> Change-Id: I2476a6346c912c4aa0c26e4f3720ea2c2690b669 Reviewed-on: https://review.haiku-os.org/c/haiku/+/1857 Reviewed-by: Alex von Gluck IV <kallisti5@unixzen.com>
|