#
9bd8d1d5 |
|
03-Apr-2019 |
Reto Achermann <reto.achermann@inf.ethz.ch> |
replacing umlaute and fixing address in headers Haldeneggsteig -> Universitaetsstrasse Signed-off-by: Reto Achermann <reto.achermann@inf.ethz.ch>
|
#
e2f4fe27 |
|
10-Mar-2017 |
Reto Achermann <reto.achermann@inf.ethz.ch> |
ARMv8: adding support for the parking protocol to coreboot Signed-off-by: Reto Achermann <reto.achermann@inf.ethz.ch>
|
#
b248e04f |
|
04-Mar-2017 |
Reto Achermann <reto.achermann@inf.ethz.ch> |
coreboot: restore the debug print state Signed-off-by: Reto Achermann <reto.achermann@inf.ethz.ch>
|
#
75637bae |
|
03-Mar-2017 |
Reto Achermann <reto.achermann@inf.ethz.ch> |
coreboot: prepare new cpudriver on armv8 and use of hwid_t Signed-off-by: Reto Achermann <reto.achermann@inf.ethz.ch>
|
#
244ab29c |
|
27-Feb-2017 |
Adam Turowski <adam.turowski@inf.ethz.ch> |
flounder: merging rpc client with a binding layer Signed-off-by: Adam Turowski <adam.turowski@inf.ethz.ch>
|
#
82ebc136 |
|
26-Jul-2016 |
Reto Achermann <reto.achermann@inf.ethz.ch> |
coreboot: fixing build after moving acpi rpc include Signed-off-by: Reto Achermann <reto.achermann@inf.ethz.ch>
|
#
f0c05b32 |
|
28-Nov-2014 |
Reto Achermann <reto.achermann@inf.ethz.ch> |
reverted to disabled coreboot debug.
|
#
cc3744d5 |
|
26-Nov-2014 |
Reto Achermann <reto.achermann@inf.ethz.ch> |
Made cpuboot compile for the K1OM architecture. Adding of triplet parameter for the boot program: corectrl boot {from:step:to}
|
#
089514f9 |
|
11-Nov-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Make sure it compiles on x86 again.
|
#
b4804bce |
|
11-Nov-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Refactored code to boot arm into x86boot.
|
#
2aefd934 |
|
07-Nov-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Remove unused code in cpuboot files.
|
#
194401ab |
|
07-Nov-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Disable debug.
|
#
bb839de2 |
|
07-Nov-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Starting to add 32bit boot functionality.
|
#
fbd24557 |
|
05-Nov-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Refactoring coreboot boot driver.
|
#
b6ecbc80 |
|
22-Oct-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Boot cores by providing barrelfish core ID. Instead of APIC ID which is HW specific.
|
#
5ae4dc83 |
|
21-Oct-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Remove the KernelCmd_StopCore. We do not really have need for this as long as booting a core is fast enough.
|
#
dc4f8ab0 |
|
21-Oct-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Disable Debug and add printf for core shutdown.
|
#
6e70991a |
|
28-May-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Cleanup code. Remove some no longer needed binaries from symbolic targets and print statements from pci_client.
|
#
b6aa6100 |
|
02-May-2014 |
Simon Gerber <simon.gerber@inf.ethz.ch> |
last fixes for coreboot.
|
#
d622c398 |
|
30-Apr-2014 |
Simon Gerber <simon.gerber@inf.ethz.ch> |
cpuboot: added detailed performance instrumentation.
|
#
b609745f |
|
16-Apr-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Option to specify monitor. Allows to boot different monitor/kernel combinations.
|
#
cfff7f4b |
|
16-Apr-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Remove KCB global var II.
|
#
c24edb05 |
|
15-Apr-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Fix argument parsing and allow to overwrite KCB.
|
#
57ce2309 |
|
15-Apr-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Refactoring of cpuboot. - Better command line parsing - More command line switches - Uses oct_lock/unlock API for sequential access
|
#
f011e5b2 |
|
15-Apr-2014 |
Gerd Zellweger <mail@gerdzellweger.com> |
Separating arch and arch idependent code.
|