14a15
> #include <dt-bindings/clock/at91.h>
50a52,71
> clocks {
> slow_xtal: slow_xtal {
> compatible = "fixed-clock";
> #clock-cells = <0>;
> clock-frequency = <0>;
> };
>
> main_xtal: main_xtal {
> compatible = "fixed-clock";
> #clock-cells = <0>;
> clock-frequency = <0>;
> };
>
> adc_op_clk: adc_op_clk{
> compatible = "fixed-clock";
> #clock-cells = <0>;
> clock-frequency = <5000000>;
> };
> };
>
77c98
< compatible = "atmel,at91rm9200-pmc";
---
> compatible = "atmel,at91sam9260-pmc";
78a100,351
> interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
> interrupt-controller;
> #address-cells = <1>;
> #size-cells = <0>;
> #interrupt-cells = <1>;
>
> main_osc: main_osc {
> compatible = "atmel,at91rm9200-clk-main-osc";
> #clock-cells = <0>;
> interrupts-extended = <&pmc AT91_PMC_MOSCS>;
> clocks = <&main_xtal>;
> };
>
> main: mainck {
> compatible = "atmel,at91rm9200-clk-main";
> #clock-cells = <0>;
> clocks = <&main_osc>;
> };
>
> slow_rc_osc: slow_rc_osc {
> compatible = "fixed-clock";
> #clock-cells = <0>;
> clock-frequency = <32768>;
> clock-accuracy = <50000000>;
> };
>
> clk32k: slck {
> compatible = "atmel,at91sam9260-clk-slow";
> #clock-cells = <0>;
> clocks = <&slow_rc_osc>, <&slow_xtal>;
> };
>
> plla: pllack {
> compatible = "atmel,at91rm9200-clk-pll";
> #clock-cells = <0>;
> interrupts-extended = <&pmc AT91_PMC_LOCKA>;
> clocks = <&main>;
> reg = <0>;
> atmel,clk-input-range = <1000000 32000000>;
> #atmel,pll-clk-output-range-cells = <4>;
> atmel,pll-clk-output-ranges = <80000000 160000000 0 1>,
> <150000000 240000000 2 1>;
> };
>
> pllb: pllbck {
> compatible = "atmel,at91rm9200-clk-pll";
> #clock-cells = <0>;
> interrupts-extended = <&pmc AT91_PMC_LOCKB>;
> clocks = <&main>;
> reg = <1>;
> atmel,clk-input-range = <1000000 5000000>;
> #atmel,pll-clk-output-range-cells = <4>;
> atmel,pll-clk-output-ranges = <70000000 130000000 1 1>;
> };
>
> mck: masterck {
> compatible = "atmel,at91rm9200-clk-master";
> #clock-cells = <0>;
> interrupts-extended = <&pmc AT91_PMC_MCKRDY>;
> clocks = <&clk32k>, <&main>, <&plla>, <&pllb>;
> atmel,clk-output-range = <0 105000000>;
> atmel,clk-divisors = <1 2 4 0>;
> };
>
> usb: usbck {
> compatible = "atmel,at91rm9200-clk-usb";
> #clock-cells = <0>;
> atmel,clk-divisors = <1 2 4 0>;
> clocks = <&pllb>;
> };
>
> prog: progck {
> compatible = "atmel,at91rm9200-clk-programmable";
> #address-cells = <1>;
> #size-cells = <0>;
> interrupt-parent = <&pmc>;
> clocks = <&clk32k>, <&main>, <&plla>, <&pllb>;
>
> prog0: prog0 {
> #clock-cells = <0>;
> reg = <0>;
> interrupts = <AT91_PMC_PCKRDY(0)>;
> };
>
> prog1: prog1 {
> #clock-cells = <0>;
> reg = <1>;
> interrupts = <AT91_PMC_PCKRDY(1)>;
> };
> };
>
> systemck {
> compatible = "atmel,at91rm9200-clk-system";
> #address-cells = <1>;
> #size-cells = <0>;
>
> uhpck: uhpck {
> #clock-cells = <0>;
> reg = <6>;
> clocks = <&usb>;
> };
>
> udpck: udpck {
> #clock-cells = <0>;
> reg = <7>;
> clocks = <&usb>;
> };
>
> pck0: pck0 {
> #clock-cells = <0>;
> reg = <8>;
> clocks = <&prog0>;
> };
>
> pck1: pck1 {
> #clock-cells = <0>;
> reg = <9>;
> clocks = <&prog1>;
> };
> };
>
> periphck {
> compatible = "atmel,at91rm9200-clk-peripheral";
> #address-cells = <1>;
> #size-cells = <0>;
> clocks = <&mck>;
>
> pioA_clk: pioA_clk {
> #clock-cells = <0>;
> reg = <2>;
> };
>
> pioB_clk: pioB_clk {
> #clock-cells = <0>;
> reg = <3>;
> };
>
> pioC_clk: pioC_clk {
> #clock-cells = <0>;
> reg = <4>;
> };
>
> adc_clk: adc_clk {
> #clock-cells = <0>;
> reg = <5>;
> };
>
> usart0_clk: usart0_clk {
> #clock-cells = <0>;
> reg = <6>;
> };
>
> usart1_clk: usart1_clk {
> #clock-cells = <0>;
> reg = <7>;
> };
>
> usart2_clk: usart2_clk {
> #clock-cells = <0>;
> reg = <8>;
> };
>
> mci0_clk: mci0_clk {
> #clock-cells = <0>;
> reg = <9>;
> };
>
> udc_clk: udc_clk {
> #clock-cells = <0>;
> reg = <10>;
> };
>
> twi0_clk: twi0_clk {
> reg = <11>;
> #clock-cells = <0>;
> };
>
> spi0_clk: spi0_clk {
> #clock-cells = <0>;
> reg = <12>;
> };
>
> spi1_clk: spi1_clk {
> #clock-cells = <0>;
> reg = <13>;
> };
>
> ssc0_clk: ssc0_clk {
> #clock-cells = <0>;
> reg = <14>;
> };
>
> tc0_clk: tc0_clk {
> #clock-cells = <0>;
> reg = <17>;
> };
>
> tc1_clk: tc1_clk {
> #clock-cells = <0>;
> reg = <18>;
> };
>
> tc2_clk: tc2_clk {
> #clock-cells = <0>;
> reg = <19>;
> };
>
> ohci_clk: ohci_clk {
> #clock-cells = <0>;
> reg = <20>;
> };
>
> macb0_clk: macb0_clk {
> #clock-cells = <0>;
> reg = <21>;
> };
>
> isi_clk: isi_clk {
> #clock-cells = <0>;
> reg = <22>;
> };
>
> usart3_clk: usart3_clk {
> #clock-cells = <0>;
> reg = <23>;
> };
>
> uart0_clk: uart0_clk {
> #clock-cells = <0>;
> reg = <24>;
> };
>
> uart1_clk: uart1_clk {
> #clock-cells = <0>;
> reg = <25>;
> };
>
> tc3_clk: tc3_clk {
> #clock-cells = <0>;
> reg = <26>;
> };
>
> tc4_clk: tc4_clk {
> #clock-cells = <0>;
> reg = <27>;
> };
>
> tc5_clk: tc5_clk {
> #clock-cells = <0>;
> reg = <28>;
> };
> };
94a368
> clocks = <&mck>;
102a377,378
> clocks = <&tc0_clk>, <&tc1_clk>, <&tc2_clk>;
> clock-names = "t0_clk", "t1_clk", "t2_clk";
110a387,388
> clocks = <&tc3_clk>, <&tc4_clk>, <&tc5_clk>;
> clock-names = "t0_clk", "t1_clk", "t2_clk";
445a724
> clocks = <&pioA_clk>;
455a735
> clocks = <&pioB_clk>;
465a746
> clocks = <&pioC_clk>;
474a756,757
> clocks = <&mck>;
> clock-names = "usart";
485a769,770
> clocks = <&usart0_clk>;
> clock-names = "usart";
496a782,783
> clocks = <&usart1_clk>;
> clock-names = "usart";
507a795,796
> clocks = <&usart2_clk>;
> clock-names = "usart";
518a808,809
> clocks = <&usart3_clk>;
> clock-names = "usart";
529a821,822
> clocks = <&uart0_clk>;
> clock-names = "usart";
540a834,835
> clocks = <&uart1_clk>;
> clock-names = "usart";
549a845,846
> clocks = <&macb0_clk>, <&macb0_clk>;
> clock-names = "hclk", "pclk";
556a854,855
> clocks = <&udc_clk>, <&udpck>;
> clock-names = "pclk", "hclk";
565a865
> clocks = <&twi0_clk>;
575a876,877
> clocks = <&mci0_clk>;
> clock-names = "mci_clk";
584a887,888
> clocks = <&ssc0_clk>;
> clock-names = "pclk";
595a900,901
> clocks = <&spi0_clk>;
> clock-names = "spi_clk";
606a913,914
> clocks = <&spi1_clk>;
> clock-names = "spi_clk";
610a919,920
> #address-cells = <1>;
> #size-cells = <0>;
613a924,925
> clocks = <&adc_clk>, <&adc_op_clk>;
> clock-names = "adc_clk", "adc_op_clk";
617d928
< atmel,adc-num-channels = <4>;
619,622d929
< atmel,adc-channel-base = <0x30>;
< atmel,adc-drdy-mask = <0x10000>;
< atmel,adc-status-register = <0x1c>;
< atmel,adc-trigger-register = <0x04>;
627a935
> reg = <0>;
631a940
> reg = <1>;
636a946
> reg = <2>;
641a952
> reg = <3>;
643c954
< trigger-value = <0x13>;
---
> trigger-value = <0xd>;
681a993,994
> clocks = <&usb>, <&ohci_clk>, <&ohci_clk>, <&uhpck>;
> clock-names = "usb_clk", "ohci_clk", "hclk", "uhpck";