• Home
  • History
  • Annotate
  • Line#
  • Navigate
  • Raw
  • Download
  • only in /netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/arm/mach-iop32x/
1/*
2 * arch/arm/mach-iop32x/iq80321.c
3 *
4 * Board support code for the Intel IQ80321 platform.
5 *
6 * Author: Rory Bolt <rorybolt@pacbell.net>
7 * Copyright (C) 2002 Rory Bolt
8 * Copyright (C) 2004 Intel Corp.
9 *
10 * This program is free software; you can redistribute it and/or modify it
11 * under the terms of the GNU General Public License as published by the
12 * Free Software Foundation; either version 2 of the License, or (at your
13 * option) any later version.
14 */
15
16#include <linux/mm.h>
17#include <linux/init.h>
18#include <linux/kernel.h>
19#include <linux/pci.h>
20#include <linux/string.h>
21#include <linux/serial_core.h>
22#include <linux/serial_8250.h>
23#include <linux/mtd/physmap.h>
24#include <linux/platform_device.h>
25#include <linux/io.h>
26#include <mach/hardware.h>
27#include <asm/irq.h>
28#include <asm/mach/arch.h>
29#include <asm/mach/map.h>
30#include <asm/mach/pci.h>
31#include <asm/mach/time.h>
32#include <asm/mach-types.h>
33#include <asm/page.h>
34#include <asm/pgtable.h>
35#include <mach/time.h>
36
37/*
38 * IQ80321 timer tick configuration.
39 */
40static void __init iq80321_timer_init(void)
41{
42	/* 33.333 MHz crystal.  */
43	iop_init_time(200000000);
44}
45
46static struct sys_timer iq80321_timer = {
47	.init		= iq80321_timer_init,
48};
49
50
51/*
52 * IQ80321 I/O.
53 */
54static struct map_desc iq80321_io_desc[] __initdata = {
55 	{	/* on-board devices */
56		.virtual	= IQ80321_UART,
57		.pfn		= __phys_to_pfn(IQ80321_UART),
58		.length		= 0x00100000,
59		.type		= MT_DEVICE,
60	},
61};
62
63void __init iq80321_map_io(void)
64{
65	iop3xx_map_io();
66	iotable_init(iq80321_io_desc, ARRAY_SIZE(iq80321_io_desc));
67}
68
69
70/*
71 * IQ80321 PCI.
72 */
73static int __init
74iq80321_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
75{
76	int irq;
77
78	if ((slot == 2 || slot == 6) && pin == 1) {
79		/* PCI-X Slot INTA */
80		irq = IRQ_IOP32X_XINT2;
81	} else if ((slot == 2 || slot == 6) && pin == 2) {
82		/* PCI-X Slot INTA */
83		irq = IRQ_IOP32X_XINT3;
84	} else if ((slot == 2 || slot == 6) && pin == 3) {
85		/* PCI-X Slot INTA */
86		irq = IRQ_IOP32X_XINT0;
87	} else if ((slot == 2 || slot == 6) && pin == 4) {
88		/* PCI-X Slot INTA */
89		irq = IRQ_IOP32X_XINT1;
90	} else if (slot == 4 || slot == 8) {
91		/* Gig-E */
92		irq = IRQ_IOP32X_XINT0;
93	} else {
94		printk(KERN_ERR "iq80321_pci_map_irq() called for unknown "
95			"device PCI:%d:%d:%d\n", dev->bus->number,
96			PCI_SLOT(dev->devfn), PCI_FUNC(dev->devfn));
97		irq = -1;
98	}
99
100	return irq;
101}
102
103static struct hw_pci iq80321_pci __initdata = {
104	.swizzle	= pci_std_swizzle,
105	.nr_controllers = 1,
106	.setup		= iop3xx_pci_setup,
107	.preinit	= iop3xx_pci_preinit_cond,
108	.scan		= iop3xx_pci_scan_bus,
109	.map_irq	= iq80321_pci_map_irq,
110};
111
112static int __init iq80321_pci_init(void)
113{
114	if ((iop3xx_get_init_atu() == IOP3XX_INIT_ATU_ENABLE) &&
115		machine_is_iq80321())
116		pci_common_init(&iq80321_pci);
117
118	return 0;
119}
120
121subsys_initcall(iq80321_pci_init);
122
123
124/*
125 * IQ80321 machine initialisation.
126 */
127static struct physmap_flash_data iq80321_flash_data = {
128	.width		= 1,
129};
130
131static struct resource iq80321_flash_resource = {
132	.start		= 0xf0000000,
133	.end		= 0xf07fffff,
134	.flags		= IORESOURCE_MEM,
135};
136
137static struct platform_device iq80321_flash_device = {
138	.name		= "physmap-flash",
139	.id		= 0,
140	.dev		= {
141		.platform_data	= &iq80321_flash_data,
142	},
143	.num_resources	= 1,
144	.resource	= &iq80321_flash_resource,
145};
146
147static struct plat_serial8250_port iq80321_serial_port[] = {
148	{
149		.mapbase	= IQ80321_UART,
150		.membase	= (char *)IQ80321_UART,
151		.irq		= IRQ_IOP32X_XINT1,
152		.flags		= UPF_SKIP_TEST,
153		.iotype		= UPIO_MEM,
154		.regshift	= 0,
155		.uartclk	= 1843200,
156	},
157	{ },
158};
159
160static struct resource iq80321_uart_resource = {
161	.start		= IQ80321_UART,
162	.end		= IQ80321_UART + 7,
163	.flags		= IORESOURCE_MEM,
164};
165
166static struct platform_device iq80321_serial_device = {
167	.name		= "serial8250",
168	.id		= PLAT8250_DEV_PLATFORM,
169	.dev		= {
170		.platform_data		= iq80321_serial_port,
171	},
172	.num_resources	= 1,
173	.resource	= &iq80321_uart_resource,
174};
175
176static void __init iq80321_init_machine(void)
177{
178	platform_device_register(&iop3xx_i2c0_device);
179	platform_device_register(&iop3xx_i2c1_device);
180	platform_device_register(&iq80321_flash_device);
181	platform_device_register(&iq80321_serial_device);
182	platform_device_register(&iop3xx_dma_0_channel);
183	platform_device_register(&iop3xx_dma_1_channel);
184	platform_device_register(&iop3xx_aau_channel);
185}
186
187MACHINE_START(IQ80321, "Intel IQ80321")
188	/* Maintainer: Intel Corp. */
189	.phys_io	= IQ80321_UART,
190	.io_pg_offst	= ((IQ80321_UART) >> 18) & 0xfffc,
191	.boot_params	= 0xa0000100,
192	.map_io		= iq80321_map_io,
193	.init_irq	= iop32x_init_irq,
194	.timer		= &iq80321_timer,
195	.init_machine	= iq80321_init_machine,
196MACHINE_END
197