1198160Srrs/*- 2198160Srrs * Copyright (c) 2003-2009 RMI Corporation 3198160Srrs * All rights reserved. 4198160Srrs * 5198160Srrs * Redistribution and use in source and binary forms, with or without 6198160Srrs * modification, are permitted provided that the following conditions 7198160Srrs * are met: 8198160Srrs * 1. Redistributions of source code must retain the above copyright 9198160Srrs * notice, this list of conditions and the following disclaimer. 10198160Srrs * 2. Redistributions in binary form must reproduce the above copyright 11198160Srrs * notice, this list of conditions and the following disclaimer in the 12198160Srrs * documentation and/or other materials provided with the distribution. 13198160Srrs * 3. Neither the name of RMI Corporation, nor the names of its contributors, 14198160Srrs * may be used to endorse or promote products derived from this software 15198160Srrs * without specific prior written permission. 16198160Srrs * 17198160Srrs * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 18198160Srrs * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 19198160Srrs * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 20198160Srrs * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 21198160Srrs * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 22198160Srrs * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 23198160Srrs * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 24198160Srrs * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 25198160Srrs * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 26198160Srrs * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 27198160Srrs * SUCH DAMAGE. 28198160Srrs * 29198160Srrs * RMI_BSD */ 30198160Srrs/* 31198160Srrs * This file defines the message ring configuration for phoenix-8. It tries to allow 32198160Srrs * many different point-point communications between the message stations on the message ring 33198160Srrs * and as result is _not_ the best configuration for performance 34198160Srrs * 35198160Srrs * The message ring on phoenix family of processors connects the cpus, gmacs, xgmac/spi4, 36198160Srrs * security engine and the general purpose DMA engines. It provides a high bandwidth, 37198160Srrs * low latency communication links. On traditional processors, this communication goes through 38198160Srrs * which inherently does not scale very well with increasing number of cpus. 39198160Srrs * 40198160Srrs * Message ring has an in-built flow control mechanism. Every agent/station on the ring has to 41198160Srrs * have software configured credits to send messages to any agent. Every receiving agent on the 42198160Srrs * ring has a 256 entry FIFO that can divided into "buckets". All addressing on the ring is 43198160Srrs * in terms of buckets. There are a total 128 buckets on the ring. The total number of credits 44198160Srrs * across all sending agents should not exceed the bucket size. 45198160Srrs * 46198160Srrs * Below are the receiving agents and the max number of buckets they can have 47198160Srrs * CPU 0 : 8 buckets 48198160Srrs * CPU 1 : 8 buckets 49198160Srrs * CPU 2 : 8 buckets 50198160Srrs * CPU 3 : 8 buckets 51198160Srrs * CPU 4 : 8 buckets 52198160Srrs * CPU 5 : 8 buckets 53198160Srrs * CPU 6 : 8 buckets 54198160Srrs * CPU 7 : 8 buckets 55198160Srrs * 56198160Srrs * XGMAC 0 / SPI4 0 57198160Srrs * TX : 16 buckets 58198160Srrs * FREE : 2 buckets 59198160Srrs * XGMAC 1 / SPI4 1 60198160Srrs * TX : 16 buckets 61198160Srrs * FREE : 2 buckets 62198160Srrs * 63198160Srrs * GMAC : 8 buckets 64198160Srrs * 65198160Srrs * SEC : 8 buckets 66198160Srrs * 67198160Srrs * DMA : 8 buckets 68198160Srrs * 69198160Srrs * The bucket size of a bucket should be aligned to the bucket's starting index in that 70198160Srrs * receiving station's FIFO. For example, if sizes of bucket0 and bucket1 of a station 71198160Srrs * are 32 and 32, bucket2's size has to be 64. bucket size 0 is valid. 72198160Srrs * 73198160Srrs * The format of the file is pretty straight forward. Each bucket definition has the size 74198160Srrs * and the list of sending agents to that bucket with the number of credits to send. 75198160Srrs * 76198160Srrs * Undefined buckets have a size of 0 and Tx stations have 0 credits to send to that bucket. 77198160Srrs * 78198160Srrs * Following are the currently supported bucket names 79198160Srrs * cpu_0_0 80198160Srrs * cpu_0_1 81198160Srrs * cpu_0_2 82198160Srrs * cpu_0_3 83198160Srrs * cpu_0_4 84198160Srrs * cpu_0_5 85198160Srrs * cpu_0_6 86198160Srrs * cpu_0_7 87198160Srrs * 88198160Srrs * cpu_1_0 89198160Srrs * cpu_1_1 90198160Srrs * cpu_1_2 91198160Srrs * cpu_1_3 92198160Srrs * cpu_1_4 93198160Srrs * cpu_1_5 94198160Srrs * cpu_1_6 95198160Srrs * cpu_1_7 96198160Srrs * 97198160Srrs * cpu_2_0 98198160Srrs * cpu_2_1 99198160Srrs * cpu_2_2 100198160Srrs * cpu_2_3 101198160Srrs * cpu_2_4 102198160Srrs * cpu_2_5 103198160Srrs * cpu_2_6 104198160Srrs * cpu_2_7 105198160Srrs * 106198160Srrs * cpu_3_0 107198160Srrs * cpu_3_1 108198160Srrs * cpu_3_2 109198160Srrs * cpu_3_3 110198160Srrs * cpu_3_4 111198160Srrs * cpu_3_5 112198160Srrs * cpu_3_6 113198160Srrs * cpu_3_7 114198160Srrs * 115198160Srrs * cpu_4_0 116198160Srrs * cpu_4_1 117198160Srrs * cpu_4_2 118198160Srrs * cpu_4_3 119198160Srrs * cpu_4_4 120198160Srrs * cpu_4_5 121198160Srrs * cpu_4_6 122198160Srrs * cpu_4_7 123198160Srrs * 124198160Srrs * cpu_5_0 125198160Srrs * cpu_5_1 126198160Srrs * cpu_5_2 127198160Srrs * cpu_5_3 128198160Srrs * cpu_5_4 129198160Srrs * cpu_5_5 130198160Srrs * cpu_5_6 131198160Srrs * cpu_5_7 132198160Srrs * 133198160Srrs * cpu_6_0 134198160Srrs * cpu_6_1 135198160Srrs * cpu_6_2 136198160Srrs * cpu_6_3 137198160Srrs * cpu_6_4 138198160Srrs * cpu_6_5 139198160Srrs * cpu_6_6 140198160Srrs * cpu_6_7 141198160Srrs * 142198160Srrs * cpu_7_0 143198160Srrs * cpu_7_1 144198160Srrs * cpu_7_2 145198160Srrs * cpu_7_3 146198160Srrs * cpu_7_4 147198160Srrs * cpu_7_5 148198160Srrs * cpu_7_6 149198160Srrs * cpu_7_7 150198160Srrs * 151198160Srrs * xgs_0_tx_0 152198160Srrs * xgs_0_tx_1 153198160Srrs * xgs_0_tx_2 154198160Srrs * xgs_0_tx_3 155198160Srrs * xgs_0_tx_4 156198160Srrs * xgs_0_tx_5 157198160Srrs * xgs_0_tx_6 158198160Srrs * xgs_0_tx_7 159198160Srrs * xgs_0_tx_8 160198160Srrs * xgs_0_tx_9 161198160Srrs * xgs_0_tx_10 162198160Srrs * xgs_0_tx_11 163198160Srrs * xgs_0_tx_12 164198160Srrs * xgs_0_tx_13 165198160Srrs * xgs_0_tx_14 166198160Srrs * xgs_0_tx_15 167198160Srrs * 168198160Srrs * xgs_1_tx_0 169198160Srrs * xgs_1_tx_1 170198160Srrs * xgs_1_tx_2 171198160Srrs * xgs_1_tx_3 172198160Srrs * xgs_1_tx_4 173198160Srrs * xgs_1_tx_5 174198160Srrs * xgs_1_tx_6 175198160Srrs * xgs_1_tx_7 176198160Srrs * xgs_1_tx_8 177198160Srrs * xgs_1_tx_9 178198160Srrs * xgs_1_tx_10 179198160Srrs * xgs_1_tx_11 180198160Srrs * xgs_1_tx_12 181198160Srrs * xgs_1_tx_13 182198160Srrs * xgs_1_tx_14 183198160Srrs * xgs_1_tx_15 184198160Srrs * 185198160Srrs * gmac_rsvd_0 186198160Srrs * gmac_rfr_0 187198160Srrs * gmac_tx_0 188198160Srrs * gmac_tx_1 189198160Srrs * gmac_tx_2 190198160Srrs * gmac_tx_3 191198160Srrs * gmac_rsvd_1 192198160Srrs * gmac_rfr_1 193198160Srrs * 194198160Srrs * xgs_0_rsvd 195198160Srrs * xgs_0_rfr 196198160Srrs * 197198160Srrs * xgs_1_rsvd 198198160Srrs * xgs_1_rfr 199198160Srrs * 200198160Srrs * sec_pipe_0 201198160Srrs * sec_pipe_1 202198160Srrs * sec_pipe_2 203198160Srrs * sec_pipe_3 204198160Srrs * sec_rsa 205198160Srrs * 206198160Srrs * Following are the currently supported Tx Agent/Station names 207198160Srrs * 208198160Srrs * tx_stn_cpu_0 209198160Srrs * tx_stn_cpu_1 210198160Srrs * tx_stn_cpu_2 211198160Srrs * tx_stn_cpu_3 212198160Srrs * tx_stn_cpu_4 213198160Srrs * tx_stn_cpu_5 214198160Srrs * tx_stn_cpu_6 215198160Srrs * tx_stn_cpu_7 216198160Srrs * 217198160Srrs * tx_stn_xgs_0 218198160Srrs * tx_stn_xgs_1 219198160Srrs * 220198160Srrs * tx_stn_gmac 221198160Srrs * 222198160Srrs * tx_stn_dma 223198160Srrs * 224198160Srrs * tx_stn_sec 225198160Srrs * 226198160Srrs * 227198160Srrs * 228198160Srrs */ 229198160Srrs 230198160Srrs/*************************************************************/ 231198160Srrs// CPU_0 Message Station 232198160Srrs 233198160Srrsbucket "cpu_0_0" { 234198160Srrs size 32; 235198160Srrs "tx_stn_xgs_0" 8; 236198160Srrs "tx_stn_xgs_1" 8; 237198160Srrs "tx_stn_gmac" 8; 238198160Srrs "tx_stn_sec" 8; 239198160Srrs} 240198160Srrsbucket "cpu_0_1" { 241198160Srrs size 32; 242198160Srrs "tx_stn_xgs_0" 8; 243198160Srrs "tx_stn_xgs_1" 8; 244198160Srrs "tx_stn_gmac" 8; 245198160Srrs "tx_stn_sec" 8; 246198160Srrs} 247198160Srrsbucket "cpu_0_2" { 248198160Srrs size 32; 249198160Srrs "tx_stn_xgs_0" 8; 250198160Srrs "tx_stn_xgs_1" 8; 251198160Srrs "tx_stn_gmac" 8; 252198160Srrs "tx_stn_sec" 8; 253198160Srrs} 254198160Srrsbucket "cpu_0_3" { 255198160Srrs size 32; 256198160Srrs "tx_stn_xgs_0" 8; 257198160Srrs "tx_stn_xgs_1" 8; 258198160Srrs "tx_stn_gmac" 8; 259198160Srrs "tx_stn_sec" 8; 260198160Srrs} 261198160Srrsbucket "cpu_0_4" { 262198160Srrs size 32; 263198160Srrs "tx_stn_gmac" 16; 264198160Srrs "tx_stn_xgs_0" 8; 265198160Srrs "tx_stn_xgs_1" 8; 266198160Srrs} 267198160Srrsbucket "cpu_0_5" { 268198160Srrs size 32; 269198160Srrs "tx_stn_gmac" 16; 270198160Srrs "tx_stn_xgs_0" 8; 271198160Srrs "tx_stn_xgs_1" 8; 272198160Srrs} 273198160Srrsbucket "cpu_0_6" { 274198160Srrs size 32; 275198160Srrs "tx_stn_gmac" 16; 276198160Srrs "tx_stn_xgs_0" 8; 277198160Srrs "tx_stn_xgs_1" 8; 278198160Srrs} 279198160Srrsbucket "cpu_0_7" { 280198160Srrs size 32; 281198160Srrs "tx_stn_gmac" 16; 282198160Srrs "tx_stn_xgs_0" 8; 283198160Srrs "tx_stn_xgs_1" 8; 284198160Srrs} 285198160Srrs 286198160Srrs/*************************************************************/ 287198160Srrs// CPU_1 Message Station 288198160Srrs 289198160Srrsbucket "cpu_1_0" { 290198160Srrs size 32; 291198160Srrs "tx_stn_xgs_0" 8; 292198160Srrs "tx_stn_xgs_1" 8; 293198160Srrs "tx_stn_gmac" 8; 294198160Srrs "tx_stn_sec" 8; 295198160Srrs} 296198160Srrsbucket "cpu_1_1" { 297198160Srrs size 32; 298198160Srrs "tx_stn_xgs_0" 8; 299198160Srrs "tx_stn_xgs_1" 8; 300198160Srrs "tx_stn_gmac" 8; 301198160Srrs "tx_stn_sec" 8; 302198160Srrs} 303198160Srrsbucket "cpu_1_2" { 304198160Srrs size 32; 305198160Srrs "tx_stn_xgs_0" 8; 306198160Srrs "tx_stn_xgs_1" 8; 307198160Srrs "tx_stn_gmac" 8; 308198160Srrs "tx_stn_sec" 8; 309198160Srrs} 310198160Srrsbucket "cpu_1_3" { 311198160Srrs size 32; 312198160Srrs "tx_stn_xgs_0" 8; 313198160Srrs "tx_stn_xgs_1" 8; 314198160Srrs "tx_stn_gmac" 8; 315198160Srrs "tx_stn_sec" 4; 316198160Srrs "tx_stn_cpu_0" 4; /* NEEDED BY RMIOS IPSEC */ 317198160Srrs} 318198160Srrsbucket "cpu_1_4" { 319198160Srrs size 32; 320198160Srrs "tx_stn_gmac" 16; 321198160Srrs "tx_stn_xgs_0" 8; 322198160Srrs "tx_stn_xgs_1" 8; 323198160Srrs} 324198160Srrsbucket "cpu_1_5" { 325198160Srrs size 32; 326198160Srrs "tx_stn_gmac" 16; 327198160Srrs "tx_stn_xgs_0" 8; 328198160Srrs "tx_stn_xgs_1" 8; 329198160Srrs} 330198160Srrsbucket "cpu_1_6" { 331198160Srrs size 32; 332198160Srrs "tx_stn_gmac" 16; 333198160Srrs "tx_stn_xgs_0" 8; 334198160Srrs "tx_stn_xgs_1" 8; 335198160Srrs} 336198160Srrsbucket "cpu_1_7" { 337198160Srrs size 32; 338198160Srrs "tx_stn_gmac" 16; 339198160Srrs "tx_stn_xgs_0" 8; 340198160Srrs "tx_stn_xgs_1" 8; 341198160Srrs} 342198160Srrs 343198160Srrs/*************************************************************/ 344198160Srrs// CPU_2 Message Station 345198160Srrs 346198160Srrsbucket "cpu_2_0" { 347198160Srrs size 32; 348198160Srrs "tx_stn_xgs_0" 8; 349198160Srrs "tx_stn_xgs_1" 8; 350198160Srrs "tx_stn_gmac" 8; 351198160Srrs "tx_stn_sec" 8; 352198160Srrs} 353198160Srrsbucket "cpu_2_1" { 354198160Srrs size 32; 355198160Srrs "tx_stn_xgs_0" 8; 356198160Srrs "tx_stn_xgs_1" 8; 357198160Srrs "tx_stn_gmac" 8; 358198160Srrs "tx_stn_sec" 8; 359198160Srrs} 360198160Srrsbucket "cpu_2_2" { 361198160Srrs size 32; 362198160Srrs "tx_stn_xgs_0" 8; 363198160Srrs "tx_stn_xgs_1" 8; 364198160Srrs "tx_stn_gmac" 8; 365198160Srrs "tx_stn_sec" 8; 366198160Srrs} 367198160Srrsbucket "cpu_2_3" { 368198160Srrs size 32; 369198160Srrs "tx_stn_xgs_0" 8; 370198160Srrs "tx_stn_xgs_1" 8; 371198160Srrs "tx_stn_gmac" 8; 372198160Srrs "tx_stn_sec" 8; 373198160Srrs} 374198160Srrsbucket "cpu_2_4" { 375198160Srrs size 32; 376198160Srrs "tx_stn_gmac" 16; 377198160Srrs "tx_stn_xgs_0" 8; 378198160Srrs "tx_stn_xgs_1" 8; 379198160Srrs} 380198160Srrsbucket "cpu_2_5" { 381198160Srrs size 32; 382198160Srrs "tx_stn_gmac" 16; 383198160Srrs "tx_stn_xgs_0" 8; 384198160Srrs "tx_stn_xgs_1" 8; 385198160Srrs} 386198160Srrsbucket "cpu_2_6" { 387198160Srrs size 32; 388198160Srrs "tx_stn_gmac" 16; 389198160Srrs "tx_stn_xgs_0" 8; 390198160Srrs "tx_stn_xgs_1" 8; 391198160Srrs} 392198160Srrsbucket "cpu_2_7" { 393198160Srrs size 32; 394198160Srrs "tx_stn_gmac" 16; 395198160Srrs "tx_stn_xgs_0" 8; 396198160Srrs "tx_stn_xgs_1" 8; 397198160Srrs} 398198160Srrs 399198160Srrs/*************************************************************/ 400198160Srrs// CPU_3 Message Station 401198160Srrs 402198160Srrsbucket "cpu_3_0" { 403198160Srrs size 32; 404198160Srrs "tx_stn_xgs_0" 8; 405198160Srrs "tx_stn_xgs_1" 8; 406198160Srrs "tx_stn_gmac" 8; 407198160Srrs "tx_stn_sec" 8; 408198160Srrs} 409198160Srrsbucket "cpu_3_1" { 410198160Srrs size 32; 411198160Srrs "tx_stn_xgs_0" 8; 412198160Srrs "tx_stn_xgs_1" 8; 413198160Srrs "tx_stn_gmac" 8; 414198160Srrs "tx_stn_sec" 8; 415198160Srrs} 416198160Srrsbucket "cpu_3_2" { 417198160Srrs size 32; 418198160Srrs "tx_stn_xgs_0" 8; 419198160Srrs "tx_stn_xgs_1" 8; 420198160Srrs "tx_stn_gmac" 8; 421198160Srrs "tx_stn_sec" 8; 422198160Srrs} 423198160Srrsbucket "cpu_3_3" { 424198160Srrs size 32; 425198160Srrs "tx_stn_xgs_0" 8; 426198160Srrs "tx_stn_xgs_1" 8; 427198160Srrs "tx_stn_gmac" 8; 428198160Srrs "tx_stn_sec" 8; 429198160Srrs} 430198160Srrsbucket "cpu_3_4" { 431198160Srrs size 32; 432198160Srrs "tx_stn_gmac" 16; 433198160Srrs "tx_stn_xgs_0" 8; 434198160Srrs "tx_stn_xgs_1" 8; 435198160Srrs} 436198160Srrsbucket "cpu_3_5" { 437198160Srrs size 32; 438198160Srrs "tx_stn_gmac" 16; 439198160Srrs "tx_stn_xgs_0" 8; 440198160Srrs "tx_stn_xgs_1" 8; 441198160Srrs} 442198160Srrsbucket "cpu_3_6" { 443198160Srrs size 32; 444198160Srrs "tx_stn_gmac" 16; 445198160Srrs "tx_stn_xgs_0" 8; 446198160Srrs "tx_stn_xgs_1" 8; 447198160Srrs} 448198160Srrsbucket "cpu_3_7" { 449198160Srrs size 32; 450198160Srrs "tx_stn_gmac" 16; 451198160Srrs "tx_stn_xgs_0" 8; 452198160Srrs "tx_stn_xgs_1" 8; 453198160Srrs} 454198160Srrs 455198160Srrs/*************************************************************/ 456198160Srrs// CPU_4 Message Station 457198160Srrs 458198160Srrsbucket "cpu_4_0" { 459198160Srrs size 32; 460198160Srrs "tx_stn_xgs_0" 8; 461198160Srrs "tx_stn_xgs_1" 8; 462198160Srrs "tx_stn_gmac" 8; 463198160Srrs "tx_stn_sec" 8; 464198160Srrs} 465198160Srrsbucket "cpu_4_1" { 466198160Srrs size 32; 467198160Srrs "tx_stn_xgs_0" 8; 468198160Srrs "tx_stn_xgs_1" 8; 469198160Srrs "tx_stn_gmac" 8; 470198160Srrs "tx_stn_sec" 8; 471198160Srrs} 472198160Srrsbucket "cpu_4_2" { 473198160Srrs size 32; 474198160Srrs "tx_stn_xgs_0" 8; 475198160Srrs "tx_stn_xgs_1" 8; 476198160Srrs "tx_stn_gmac" 8; 477198160Srrs "tx_stn_sec" 8; 478198160Srrs} 479198160Srrsbucket "cpu_4_3" { 480198160Srrs size 32; 481198160Srrs "tx_stn_xgs_0" 8; 482198160Srrs "tx_stn_xgs_1" 8; 483198160Srrs "tx_stn_gmac" 8; 484198160Srrs "tx_stn_sec" 8; 485198160Srrs} 486198160Srrsbucket "cpu_4_4" { 487198160Srrs size 32; 488198160Srrs "tx_stn_gmac" 16; 489198160Srrs "tx_stn_xgs_0" 8; 490198160Srrs "tx_stn_xgs_1" 8; 491198160Srrs} 492198160Srrsbucket "cpu_4_5" { 493198160Srrs size 32; 494198160Srrs "tx_stn_gmac" 16; 495198160Srrs "tx_stn_xgs_0" 8; 496198160Srrs "tx_stn_xgs_1" 8; 497198160Srrs} 498198160Srrsbucket "cpu_4_6" { 499198160Srrs size 32; 500198160Srrs "tx_stn_gmac" 16; 501198160Srrs "tx_stn_xgs_0" 8; 502198160Srrs "tx_stn_xgs_1" 8; 503198160Srrs} 504198160Srrsbucket "cpu_4_7" { 505198160Srrs size 32; 506198160Srrs "tx_stn_gmac" 16; 507198160Srrs "tx_stn_xgs_0" 8; 508198160Srrs "tx_stn_xgs_1" 8; 509198160Srrs} 510198160Srrs 511198160Srrs/*************************************************************/ 512198160Srrs// CPU_5 Message Station 513198160Srrs 514198160Srrsbucket "cpu_5_0" { 515198160Srrs size 32; 516198160Srrs "tx_stn_xgs_0" 8; 517198160Srrs "tx_stn_xgs_1" 8; 518198160Srrs "tx_stn_gmac" 8; 519198160Srrs "tx_stn_sec" 8; 520198160Srrs} 521198160Srrsbucket "cpu_5_1" { 522198160Srrs size 32; 523198160Srrs "tx_stn_xgs_0" 8; 524198160Srrs "tx_stn_xgs_1" 8; 525198160Srrs "tx_stn_gmac" 8; 526198160Srrs "tx_stn_sec" 8; 527198160Srrs} 528198160Srrsbucket "cpu_5_2" { 529198160Srrs size 32; 530198160Srrs "tx_stn_xgs_0" 8; 531198160Srrs "tx_stn_xgs_1" 8; 532198160Srrs "tx_stn_gmac" 8; 533198160Srrs "tx_stn_sec" 8; 534198160Srrs} 535198160Srrsbucket "cpu_5_3" { 536198160Srrs size 32; 537198160Srrs "tx_stn_xgs_0" 8; 538198160Srrs "tx_stn_xgs_1" 8; 539198160Srrs "tx_stn_gmac" 8; 540198160Srrs "tx_stn_sec" 8; 541198160Srrs} 542198160Srrsbucket "cpu_5_4" { 543198160Srrs size 32; 544198160Srrs "tx_stn_gmac" 16; 545198160Srrs "tx_stn_xgs_0" 8; 546198160Srrs "tx_stn_xgs_1" 8; 547198160Srrs} 548198160Srrsbucket "cpu_5_5" { 549198160Srrs size 32; 550198160Srrs "tx_stn_gmac" 16; 551198160Srrs "tx_stn_xgs_0" 8; 552198160Srrs "tx_stn_xgs_1" 8; 553198160Srrs} 554198160Srrsbucket "cpu_5_6" { 555198160Srrs size 32; 556198160Srrs "tx_stn_gmac" 16; 557198160Srrs "tx_stn_xgs_0" 8; 558198160Srrs "tx_stn_xgs_1" 8; 559198160Srrs} 560198160Srrsbucket "cpu_5_7" { 561198160Srrs size 32; 562198160Srrs "tx_stn_gmac" 16; 563198160Srrs "tx_stn_xgs_0" 8; 564198160Srrs "tx_stn_xgs_1" 8; 565198160Srrs} 566198160Srrs 567198160Srrs 568198160Srrs/*************************************************************/ 569198160Srrs// CPU_6 Message Station 570198160Srrs 571198160Srrsbucket "cpu_6_0" { 572198160Srrs size 32; 573198160Srrs "tx_stn_xgs_0" 8; 574198160Srrs "tx_stn_xgs_1" 8; 575198160Srrs "tx_stn_gmac" 8; 576198160Srrs "tx_stn_sec" 8; 577198160Srrs} 578198160Srrsbucket "cpu_6_1" { 579198160Srrs size 32; 580198160Srrs "tx_stn_xgs_0" 8; 581198160Srrs "tx_stn_xgs_1" 8; 582198160Srrs "tx_stn_gmac" 8; 583198160Srrs "tx_stn_sec" 8; 584198160Srrs} 585198160Srrsbucket "cpu_6_2" { 586198160Srrs size 32; 587198160Srrs "tx_stn_xgs_0" 8; 588198160Srrs "tx_stn_xgs_1" 8; 589198160Srrs "tx_stn_gmac" 8; 590198160Srrs "tx_stn_sec" 8; 591198160Srrs} 592198160Srrsbucket "cpu_6_3" { 593198160Srrs size 32; 594198160Srrs "tx_stn_xgs_0" 8; 595198160Srrs "tx_stn_xgs_1" 8; 596198160Srrs "tx_stn_gmac" 8; 597198160Srrs "tx_stn_sec" 8; 598198160Srrs} 599198160Srrsbucket "cpu_6_4" { 600198160Srrs size 32; 601198160Srrs "tx_stn_gmac" 16; 602198160Srrs "tx_stn_xgs_0" 8; 603198160Srrs "tx_stn_xgs_1" 8; 604198160Srrs} 605198160Srrsbucket "cpu_6_5" { 606198160Srrs size 32; 607198160Srrs "tx_stn_gmac" 16; 608198160Srrs "tx_stn_xgs_0" 8; 609198160Srrs "tx_stn_xgs_1" 8; 610198160Srrs} 611198160Srrsbucket "cpu_6_6" { 612198160Srrs size 32; 613198160Srrs "tx_stn_gmac" 16; 614198160Srrs "tx_stn_xgs_0" 8; 615198160Srrs "tx_stn_xgs_1" 8; 616198160Srrs} 617198160Srrsbucket "cpu_6_7" { 618198160Srrs size 32; 619198160Srrs "tx_stn_gmac" 16; 620198160Srrs "tx_stn_xgs_0" 8; 621198160Srrs "tx_stn_xgs_1" 8; 622198160Srrs} 623198160Srrs 624198160Srrs 625198160Srrs/*************************************************************/ 626198160Srrs// CPU_7 Message Station 627198160Srrs 628198160Srrsbucket "cpu_7_0" { 629198160Srrs size 32; 630198160Srrs "tx_stn_xgs_0" 8; 631198160Srrs "tx_stn_xgs_1" 8; 632198160Srrs "tx_stn_gmac" 8; 633198160Srrs "tx_stn_sec" 8; 634198160Srrs} 635198160Srrsbucket "cpu_7_1" { 636198160Srrs size 32; 637198160Srrs "tx_stn_xgs_0" 8; 638198160Srrs "tx_stn_xgs_1" 8; 639198160Srrs "tx_stn_gmac" 8; 640198160Srrs "tx_stn_sec" 8; 641198160Srrs} 642198160Srrsbucket "cpu_7_2" { 643198160Srrs size 32; 644198160Srrs "tx_stn_xgs_0" 8; 645198160Srrs "tx_stn_xgs_1" 8; 646198160Srrs "tx_stn_gmac" 8; 647198160Srrs "tx_stn_sec" 8; 648198160Srrs} 649198160Srrsbucket "cpu_7_3" { 650198160Srrs size 32; 651198160Srrs "tx_stn_xgs_0" 8; 652198160Srrs "tx_stn_xgs_1" 8; 653198160Srrs "tx_stn_gmac" 8; 654198160Srrs "tx_stn_sec" 8; 655198160Srrs} 656198160Srrsbucket "cpu_7_4" { 657198160Srrs size 32; 658198160Srrs "tx_stn_gmac" 16; 659198160Srrs "tx_stn_xgs_0" 8; 660198160Srrs "tx_stn_xgs_1" 8; 661198160Srrs} 662198160Srrsbucket "cpu_7_5" { 663198160Srrs size 32; 664198160Srrs "tx_stn_gmac" 16; 665198160Srrs "tx_stn_xgs_0" 8; 666198160Srrs "tx_stn_xgs_1" 8; 667198160Srrs} 668198160Srrsbucket "cpu_7_6" { 669198160Srrs size 32; 670198160Srrs "tx_stn_gmac" 16; 671198160Srrs "tx_stn_xgs_0" 8; 672198160Srrs "tx_stn_xgs_1" 8; 673198160Srrs} 674198160Srrsbucket "cpu_7_7" { 675198160Srrs size 32; 676198160Srrs "tx_stn_gmac" 16; 677198160Srrs "tx_stn_xgs_0" 8; 678198160Srrs "tx_stn_xgs_1" 8; 679198160Srrs} 680198160Srrs 681198160Srrs 682198160Srrs/*************************************************************/ 683198160Srrs// GMAC Message Station 684198160Srrs 685198160Srrsbucket "gmac_rfr_0" { 686198160Srrs size 32; 687198160Srrs "tx_stn_cpu_0" 2; 688198160Srrs "tx_stn_cpu_1" 2; 689198160Srrs "tx_stn_cpu_2" 4; 690198160Srrs "tx_stn_cpu_3" 4; 691198160Srrs "tx_stn_cpu_4" 4; 692198160Srrs "tx_stn_cpu_5" 4; 693198160Srrs "tx_stn_cpu_6" 4; 694198160Srrs "tx_stn_cpu_7" 4; 695198160Srrs "tx_stn_gmac" 4; 696198160Srrs} 697198160Srrs 698198160Srrsbucket "gmac_tx_0" { 699198160Srrs size 32; 700198160Srrs "tx_stn_cpu_0" 4; 701198160Srrs "tx_stn_cpu_1" 4; 702198160Srrs "tx_stn_cpu_2" 4; 703198160Srrs "tx_stn_cpu_3" 4; 704198160Srrs "tx_stn_cpu_4" 4; 705198160Srrs "tx_stn_cpu_5" 4; 706198160Srrs "tx_stn_cpu_6" 4; 707198160Srrs "tx_stn_cpu_7" 4; 708198160Srrs} 709198160Srrs 710198160Srrsbucket "gmac_tx_1" { 711198160Srrs size 32; 712198160Srrs "tx_stn_cpu_0" 4; 713198160Srrs "tx_stn_cpu_1" 4; 714198160Srrs "tx_stn_cpu_2" 4; 715198160Srrs "tx_stn_cpu_3" 4; 716198160Srrs "tx_stn_cpu_4" 4; 717198160Srrs "tx_stn_cpu_5" 4; 718198160Srrs "tx_stn_cpu_6" 4; 719198160Srrs "tx_stn_cpu_7" 4; 720198160Srrs} 721198160Srrs 722198160Srrsbucket "gmac_tx_2" { 723198160Srrs size 32; 724198160Srrs "tx_stn_cpu_0" 4; 725198160Srrs "tx_stn_cpu_1" 4; 726198160Srrs "tx_stn_cpu_2" 4; 727198160Srrs "tx_stn_cpu_3" 4; 728198160Srrs "tx_stn_cpu_4" 4; 729198160Srrs "tx_stn_cpu_5" 4; 730198160Srrs "tx_stn_cpu_6" 4; 731198160Srrs "tx_stn_cpu_7" 4; 732198160Srrs} 733198160Srrs 734198160Srrsbucket "gmac_tx_3" { 735198160Srrs size 32; 736198160Srrs "tx_stn_cpu_0" 4; 737198160Srrs "tx_stn_cpu_1" 4; 738198160Srrs "tx_stn_cpu_2" 4; 739198160Srrs "tx_stn_cpu_3" 4; 740198160Srrs "tx_stn_cpu_4" 4; 741198160Srrs "tx_stn_cpu_5" 4; 742198160Srrs "tx_stn_cpu_6" 4; 743198160Srrs "tx_stn_cpu_7" 4; 744198160Srrs} 745198160Srrs 746198160Srrsbucket "gmac_rfr_1" { 747198160Srrs size 32; 748198160Srrs "tx_stn_cpu_0" 2; 749198160Srrs "tx_stn_cpu_1" 2; 750198160Srrs "tx_stn_cpu_2" 4; 751198160Srrs "tx_stn_cpu_3" 4; 752198160Srrs "tx_stn_cpu_4" 4; 753198160Srrs "tx_stn_cpu_5" 4; 754198160Srrs "tx_stn_cpu_6" 4; 755198160Srrs "tx_stn_cpu_7" 4; 756198160Srrs "tx_stn_gmac" 4; 757198160Srrs} 758198160Srrs/*********************************************/ 759198160Srrs// xgmac 760198160Srrsbucket "xgs_0_rfr" { 761198160Srrs size 32; 762198160Srrs "tx_stn_cpu_0" 2; 763198160Srrs "tx_stn_cpu_1" 2; 764198160Srrs "tx_stn_cpu_2" 4; 765198160Srrs "tx_stn_cpu_3" 4; 766198160Srrs "tx_stn_cpu_4" 4; 767198160Srrs "tx_stn_cpu_5" 4; 768198160Srrs "tx_stn_cpu_6" 4; 769198160Srrs "tx_stn_cpu_7" 4; 770198160Srrs "tx_stn_xgs_0" 4; 771198160Srrs} 772198160Srrs 773198160Srrsbucket "xgs_0_tx_0" { 774198160Srrs size 32; 775198160Srrs "tx_stn_cpu_0" 4; 776198160Srrs "tx_stn_cpu_1" 4; 777198160Srrs "tx_stn_cpu_2" 4; 778198160Srrs "tx_stn_cpu_3" 4; 779198160Srrs "tx_stn_cpu_4" 4; 780198160Srrs "tx_stn_cpu_5" 4; 781198160Srrs "tx_stn_cpu_6" 4; 782198160Srrs "tx_stn_cpu_7" 4; 783198160Srrs} 784198160Srrs 785198160Srrsbucket "xgs_0_tx_1" { 786198160Srrs size 16; 787198160Srrs "tx_stn_cpu_0" 2; 788198160Srrs "tx_stn_cpu_1" 2; 789198160Srrs "tx_stn_cpu_2" 2; 790198160Srrs "tx_stn_cpu_3" 2; 791198160Srrs "tx_stn_cpu_4" 2; 792198160Srrs "tx_stn_cpu_5" 2; 793198160Srrs "tx_stn_cpu_6" 2; 794198160Srrs "tx_stn_cpu_7" 2; 795198160Srrs} 796198160Srrs 797198160Srrsbucket "xgs_0_tx_2" { 798198160Srrs size 16; 799198160Srrs "tx_stn_cpu_0" 2; 800198160Srrs "tx_stn_cpu_1" 2; 801198160Srrs "tx_stn_cpu_2" 2; 802198160Srrs "tx_stn_cpu_3" 2; 803198160Srrs "tx_stn_cpu_4" 2; 804198160Srrs "tx_stn_cpu_5" 2; 805198160Srrs "tx_stn_cpu_6" 2; 806198160Srrs "tx_stn_cpu_7" 2; 807198160Srrs} 808198160Srrs 809198160Srrsbucket "xgs_0_tx_3" { 810198160Srrs size 16; 811198160Srrs "tx_stn_cpu_0" 2; 812198160Srrs "tx_stn_cpu_1" 2; 813198160Srrs "tx_stn_cpu_2" 2; 814198160Srrs "tx_stn_cpu_3" 2; 815198160Srrs "tx_stn_cpu_4" 2; 816198160Srrs "tx_stn_cpu_5" 2; 817198160Srrs "tx_stn_cpu_6" 2; 818198160Srrs "tx_stn_cpu_7" 2; 819198160Srrs} 820198160Srrs 821198160Srrsbucket "xgs_0_tx_4" { 822198160Srrs size 16; 823198160Srrs "tx_stn_cpu_0" 2; 824198160Srrs "tx_stn_cpu_1" 2; 825198160Srrs "tx_stn_cpu_2" 2; 826198160Srrs "tx_stn_cpu_3" 2; 827198160Srrs "tx_stn_cpu_4" 2; 828198160Srrs "tx_stn_cpu_5" 2; 829198160Srrs "tx_stn_cpu_6" 2; 830198160Srrs "tx_stn_cpu_7" 2; 831198160Srrs} 832198160Srrsbucket "xgs_0_tx_5" { 833198160Srrs size 16; 834198160Srrs "tx_stn_cpu_0" 2; 835198160Srrs "tx_stn_cpu_1" 2; 836198160Srrs "tx_stn_cpu_2" 2; 837198160Srrs "tx_stn_cpu_3" 2; 838198160Srrs "tx_stn_cpu_4" 2; 839198160Srrs "tx_stn_cpu_5" 2; 840198160Srrs "tx_stn_cpu_6" 2; 841198160Srrs "tx_stn_cpu_7" 2; 842198160Srrs} 843198160Srrs 844198160Srrsbucket "xgs_0_tx_6" { 845198160Srrs size 16; 846198160Srrs "tx_stn_cpu_0" 2; 847198160Srrs "tx_stn_cpu_1" 2; 848198160Srrs "tx_stn_cpu_2" 2; 849198160Srrs "tx_stn_cpu_3" 2; 850198160Srrs "tx_stn_cpu_4" 2; 851198160Srrs "tx_stn_cpu_5" 2; 852198160Srrs "tx_stn_cpu_6" 2; 853198160Srrs "tx_stn_cpu_7" 2; 854198160Srrs} 855198160Srrs 856198160Srrsbucket "xgs_0_tx_7" { 857198160Srrs size 16; 858198160Srrs "tx_stn_cpu_0" 2; 859198160Srrs "tx_stn_cpu_1" 2; 860198160Srrs "tx_stn_cpu_2" 2; 861198160Srrs "tx_stn_cpu_3" 2; 862198160Srrs "tx_stn_cpu_4" 2; 863198160Srrs "tx_stn_cpu_5" 2; 864198160Srrs "tx_stn_cpu_6" 2; 865198160Srrs "tx_stn_cpu_7" 2; 866198160Srrs} 867198160Srrs 868198160Srrsbucket "xgs_0_tx_8" { 869198160Srrs size 16; 870198160Srrs "tx_stn_cpu_0" 2; 871198160Srrs "tx_stn_cpu_1" 2; 872198160Srrs "tx_stn_cpu_2" 2; 873198160Srrs "tx_stn_cpu_3" 2; 874198160Srrs "tx_stn_cpu_4" 2; 875198160Srrs "tx_stn_cpu_5" 2; 876198160Srrs "tx_stn_cpu_6" 2; 877198160Srrs "tx_stn_cpu_7" 2; 878198160Srrs} 879198160Srrs 880198160Srrsbucket "xgs_0_tx_9" { 881198160Srrs size 16; 882198160Srrs "tx_stn_cpu_0" 2; 883198160Srrs "tx_stn_cpu_1" 2; 884198160Srrs "tx_stn_cpu_2" 2; 885198160Srrs "tx_stn_cpu_3" 2; 886198160Srrs "tx_stn_cpu_4" 2; 887198160Srrs "tx_stn_cpu_5" 2; 888198160Srrs "tx_stn_cpu_6" 2; 889198160Srrs "tx_stn_cpu_7" 2; 890198160Srrs} 891198160Srrs 892198160Srrsbucket "xgs_0_tx_10" { 893198160Srrs size 16; 894198160Srrs "tx_stn_cpu_0" 2; 895198160Srrs "tx_stn_cpu_1" 2; 896198160Srrs "tx_stn_cpu_2" 2; 897198160Srrs "tx_stn_cpu_3" 2; 898198160Srrs "tx_stn_cpu_4" 2; 899198160Srrs "tx_stn_cpu_5" 2; 900198160Srrs "tx_stn_cpu_6" 2; 901198160Srrs "tx_stn_cpu_7" 2; 902198160Srrs} 903198160Srrs 904198160Srrs 905198160Srrsbucket "xgs_0_tx_11" { 906198160Srrs size 16; 907198160Srrs "tx_stn_cpu_0" 2; 908198160Srrs "tx_stn_cpu_1" 2; 909198160Srrs "tx_stn_cpu_2" 2; 910198160Srrs "tx_stn_cpu_3" 2; 911198160Srrs "tx_stn_cpu_4" 2; 912198160Srrs "tx_stn_cpu_5" 2; 913198160Srrs "tx_stn_cpu_6" 2; 914198160Srrs "tx_stn_cpu_7" 2; 915198160Srrs} 916198160Srrs 917198160Srrsbucket "xgs_0_tx_12" { 918198160Srrs size 16; 919198160Srrs "tx_stn_cpu_0" 2; 920198160Srrs "tx_stn_cpu_1" 2; 921198160Srrs "tx_stn_cpu_2" 2; 922198160Srrs "tx_stn_cpu_3" 2; 923198160Srrs "tx_stn_cpu_4" 2; 924198160Srrs "tx_stn_cpu_5" 2; 925198160Srrs "tx_stn_cpu_6" 2; 926198160Srrs "tx_stn_cpu_7" 2; 927198160Srrs} 928198160Srrs 929198160Srrsbucket "xgs_0_tx_13" { 930198160Srrs size 16; 931198160Srrs "tx_stn_cpu_0" 2; 932198160Srrs "tx_stn_cpu_1" 2; 933198160Srrs "tx_stn_cpu_2" 2; 934198160Srrs "tx_stn_cpu_3" 2; 935198160Srrs "tx_stn_cpu_4" 2; 936198160Srrs "tx_stn_cpu_5" 2; 937198160Srrs "tx_stn_cpu_6" 2; 938198160Srrs "tx_stn_cpu_7" 2; 939198160Srrs} 940198160Srrs 941198160Srrsbucket "xgs_0_tx_14" { 942198160Srrs size 16; 943198160Srrs "tx_stn_cpu_0" 2; 944198160Srrs "tx_stn_cpu_1" 2; 945198160Srrs "tx_stn_cpu_2" 2; 946198160Srrs "tx_stn_cpu_3" 2; 947198160Srrs "tx_stn_cpu_4" 2; 948198160Srrs "tx_stn_cpu_5" 2; 949198160Srrs "tx_stn_cpu_6" 2; 950198160Srrs "tx_stn_cpu_7" 2; 951198160Srrs} 952198160Srrs 953198160Srrs 954198160Srrsbucket "xgs_1_rfr" { 955198160Srrs size 32; 956198160Srrs "tx_stn_cpu_0" 2; 957198160Srrs "tx_stn_cpu_1" 2; 958198160Srrs "tx_stn_cpu_2" 4; 959198160Srrs "tx_stn_cpu_3" 4; 960198160Srrs "tx_stn_cpu_4" 4; 961198160Srrs "tx_stn_cpu_5" 4; 962198160Srrs "tx_stn_cpu_6" 4; 963198160Srrs "tx_stn_cpu_7" 4; 964198160Srrs "tx_stn_xgs_1" 4; 965198160Srrs} 966198160Srrs 967198160Srrsbucket "xgs_1_tx_0" { 968198160Srrs size 32; 969198160Srrs "tx_stn_cpu_0" 4; 970198160Srrs "tx_stn_cpu_1" 4; 971198160Srrs "tx_stn_cpu_2" 4; 972198160Srrs "tx_stn_cpu_3" 4; 973198160Srrs "tx_stn_cpu_4" 4; 974198160Srrs "tx_stn_cpu_5" 4; 975198160Srrs "tx_stn_cpu_6" 4; 976198160Srrs "tx_stn_cpu_7" 4; 977198160Srrs} 978198160Srrs 979198160Srrs 980198160Srrsbucket "xgs_1_tx_1" { 981198160Srrs size 16; 982198160Srrs "tx_stn_cpu_0" 2; 983198160Srrs "tx_stn_cpu_1" 2; 984198160Srrs "tx_stn_cpu_2" 2; 985198160Srrs "tx_stn_cpu_3" 2; 986198160Srrs "tx_stn_cpu_4" 2; 987198160Srrs "tx_stn_cpu_5" 2; 988198160Srrs "tx_stn_cpu_6" 2; 989198160Srrs "tx_stn_cpu_7" 2; 990198160Srrs} 991198160Srrs 992198160Srrsbucket "xgs_1_tx_2" { 993198160Srrs size 16; 994198160Srrs "tx_stn_cpu_0" 2; 995198160Srrs "tx_stn_cpu_1" 2; 996198160Srrs "tx_stn_cpu_2" 2; 997198160Srrs "tx_stn_cpu_3" 2; 998198160Srrs "tx_stn_cpu_4" 2; 999198160Srrs "tx_stn_cpu_5" 2; 1000198160Srrs "tx_stn_cpu_6" 2; 1001198160Srrs "tx_stn_cpu_7" 2; 1002198160Srrs} 1003198160Srrs 1004198160Srrsbucket "xgs_1_tx_3" { 1005198160Srrs size 16; 1006198160Srrs "tx_stn_cpu_0" 2; 1007198160Srrs "tx_stn_cpu_1" 2; 1008198160Srrs "tx_stn_cpu_2" 2; 1009198160Srrs "tx_stn_cpu_3" 2; 1010198160Srrs "tx_stn_cpu_4" 2; 1011198160Srrs "tx_stn_cpu_5" 2; 1012198160Srrs "tx_stn_cpu_6" 2; 1013198160Srrs "tx_stn_cpu_7" 2; 1014198160Srrs} 1015198160Srrs 1016198160Srrsbucket "xgs_1_tx_4" { 1017198160Srrs size 16; 1018198160Srrs "tx_stn_cpu_0" 2; 1019198160Srrs "tx_stn_cpu_1" 2; 1020198160Srrs "tx_stn_cpu_2" 2; 1021198160Srrs "tx_stn_cpu_3" 2; 1022198160Srrs "tx_stn_cpu_4" 2; 1023198160Srrs "tx_stn_cpu_5" 2; 1024198160Srrs "tx_stn_cpu_6" 2; 1025198160Srrs "tx_stn_cpu_7" 2; 1026198160Srrs} 1027198160Srrs 1028198160Srrsbucket "xgs_1_tx_5" { 1029198160Srrs size 16; 1030198160Srrs "tx_stn_cpu_0" 2; 1031198160Srrs "tx_stn_cpu_1" 2; 1032198160Srrs "tx_stn_cpu_2" 2; 1033198160Srrs "tx_stn_cpu_3" 2; 1034198160Srrs "tx_stn_cpu_4" 2; 1035198160Srrs "tx_stn_cpu_5" 2; 1036198160Srrs "tx_stn_cpu_6" 2; 1037198160Srrs "tx_stn_cpu_7" 2; 1038198160Srrs} 1039198160Srrs 1040198160Srrsbucket "xgs_1_tx_6" { 1041198160Srrs size 16; 1042198160Srrs "tx_stn_cpu_0" 2; 1043198160Srrs "tx_stn_cpu_1" 2; 1044198160Srrs "tx_stn_cpu_2" 2; 1045198160Srrs "tx_stn_cpu_3" 2; 1046198160Srrs "tx_stn_cpu_4" 2; 1047198160Srrs "tx_stn_cpu_5" 2; 1048198160Srrs "tx_stn_cpu_6" 2; 1049198160Srrs "tx_stn_cpu_7" 2; 1050198160Srrs} 1051198160Srrs 1052198160Srrsbucket "xgs_1_tx_7" { 1053198160Srrs size 16; 1054198160Srrs "tx_stn_cpu_0" 2; 1055198160Srrs "tx_stn_cpu_1" 2; 1056198160Srrs "tx_stn_cpu_2" 2; 1057198160Srrs "tx_stn_cpu_3" 2; 1058198160Srrs "tx_stn_cpu_4" 2; 1059198160Srrs "tx_stn_cpu_5" 2; 1060198160Srrs "tx_stn_cpu_6" 2; 1061198160Srrs "tx_stn_cpu_7" 2; 1062198160Srrs} 1063198160Srrs 1064198160Srrs 1065198160Srrsbucket "xgs_1_tx_8" { 1066198160Srrs size 16; 1067198160Srrs "tx_stn_cpu_0" 2; 1068198160Srrs "tx_stn_cpu_1" 2; 1069198160Srrs "tx_stn_cpu_2" 2; 1070198160Srrs "tx_stn_cpu_3" 2; 1071198160Srrs "tx_stn_cpu_4" 2; 1072198160Srrs "tx_stn_cpu_5" 2; 1073198160Srrs "tx_stn_cpu_6" 2; 1074198160Srrs "tx_stn_cpu_7" 2; 1075198160Srrs} 1076198160Srrs 1077198160Srrs 1078198160Srrsbucket "xgs_1_tx_9" { 1079198160Srrs size 16; 1080198160Srrs "tx_stn_cpu_0" 2; 1081198160Srrs "tx_stn_cpu_1" 2; 1082198160Srrs "tx_stn_cpu_2" 2; 1083198160Srrs "tx_stn_cpu_3" 2; 1084198160Srrs "tx_stn_cpu_4" 2; 1085198160Srrs "tx_stn_cpu_5" 2; 1086198160Srrs "tx_stn_cpu_6" 2; 1087198160Srrs "tx_stn_cpu_7" 2; 1088198160Srrs} 1089198160Srrs 1090198160Srrs 1091198160Srrsbucket "xgs_1_tx_10" { 1092198160Srrs size 16; 1093198160Srrs "tx_stn_cpu_0" 2; 1094198160Srrs "tx_stn_cpu_1" 2; 1095198160Srrs "tx_stn_cpu_2" 2; 1096198160Srrs "tx_stn_cpu_3" 2; 1097198160Srrs "tx_stn_cpu_4" 2; 1098198160Srrs "tx_stn_cpu_5" 2; 1099198160Srrs "tx_stn_cpu_6" 2; 1100198160Srrs "tx_stn_cpu_7" 2; 1101198160Srrs} 1102198160Srrs 1103198160Srrsbucket "xgs_1_tx_11" { 1104198160Srrs size 16; 1105198160Srrs "tx_stn_cpu_0" 2; 1106198160Srrs "tx_stn_cpu_1" 2; 1107198160Srrs "tx_stn_cpu_2" 2; 1108198160Srrs "tx_stn_cpu_3" 2; 1109198160Srrs "tx_stn_cpu_4" 2; 1110198160Srrs "tx_stn_cpu_5" 2; 1111198160Srrs "tx_stn_cpu_6" 2; 1112198160Srrs "tx_stn_cpu_7" 2; 1113198160Srrs} 1114198160Srrs 1115198160Srrsbucket "xgs_1_tx_12" { 1116198160Srrs size 16; 1117198160Srrs "tx_stn_cpu_0" 2; 1118198160Srrs "tx_stn_cpu_1" 2; 1119198160Srrs "tx_stn_cpu_2" 2; 1120198160Srrs "tx_stn_cpu_3" 2; 1121198160Srrs "tx_stn_cpu_4" 2; 1122198160Srrs "tx_stn_cpu_5" 2; 1123198160Srrs "tx_stn_cpu_6" 2; 1124198160Srrs "tx_stn_cpu_7" 2; 1125198160Srrs} 1126198160Srrs 1127198160Srrsbucket "xgs_1_tx_13" { 1128198160Srrs size 16; 1129198160Srrs "tx_stn_cpu_0" 2; 1130198160Srrs "tx_stn_cpu_1" 2; 1131198160Srrs "tx_stn_cpu_2" 2; 1132198160Srrs "tx_stn_cpu_3" 2; 1133198160Srrs "tx_stn_cpu_4" 2; 1134198160Srrs "tx_stn_cpu_5" 2; 1135198160Srrs "tx_stn_cpu_6" 2; 1136198160Srrs "tx_stn_cpu_7" 2; 1137198160Srrs} 1138198160Srrs 1139198160Srrsbucket "xgs_1_tx_14" { 1140198160Srrs size 16; 1141198160Srrs "tx_stn_cpu_0" 2; 1142198160Srrs "tx_stn_cpu_1" 2; 1143198160Srrs "tx_stn_cpu_2" 2; 1144198160Srrs "tx_stn_cpu_3" 2; 1145198160Srrs "tx_stn_cpu_4" 2; 1146198160Srrs "tx_stn_cpu_5" 2; 1147198160Srrs "tx_stn_cpu_6" 2; 1148198160Srrs "tx_stn_cpu_7" 2; 1149198160Srrs} 1150198160Srrs 1151198160Srrs 1152198160Srrs 1153198160Srrs 1154198160Srrs 1155198160Srrs 1156198160Srrs/*************************************************************/ 1157198160Srrs// Security Message Station 1158198160Srrs 1159198160Srrsbucket "sec_pipe_0" { 1160198160Srrs size 128; 1161198160Srrs "tx_stn_cpu_0" 16; 1162198160Srrs "tx_stn_cpu_1" 16; 1163198160Srrs "tx_stn_cpu_2" 16; 1164198160Srrs "tx_stn_cpu_3" 16; 1165198160Srrs "tx_stn_cpu_4" 16; 1166198160Srrs "tx_stn_cpu_5" 16; 1167198160Srrs "tx_stn_cpu_6" 16; 1168198160Srrs "tx_stn_cpu_7" 16; 1169198160Srrs} 1170198160Srrs 1171198160Srrsbucket "sec_rsa" { 1172198160Srrs size 128; 1173198160Srrs "tx_stn_cpu_0" 16; 1174198160Srrs "tx_stn_cpu_1" 16; 1175198160Srrs "tx_stn_cpu_2" 16; 1176198160Srrs "tx_stn_cpu_3" 16; 1177198160Srrs "tx_stn_cpu_4" 16; 1178198160Srrs "tx_stn_cpu_5" 16; 1179198160Srrs "tx_stn_cpu_6" 16; 1180198160Srrs "tx_stn_cpu_7" 16; 1181198160Srrs} 1182198160Srrs 1183