1157642Sps/*- 2265918Sdavidcs * Copyright (c) 2006-2014 QLogic Corporation 3157642Sps * 4157642Sps * Redistribution and use in source and binary forms, with or without 5157642Sps * modification, are permitted provided that the following conditions 6157642Sps * are met: 7157642Sps * 1. Redistributions of source code must retain the above copyright 8157642Sps * notice, this list of conditions and the following disclaimer. 9157642Sps * 2. Redistributions in binary form must reproduce the above copyright 10157642Sps * notice, this list of conditions and the following disclaimer in the 11157642Sps * documentation and/or other materials provided with the distribution. 12157642Sps * 13157642Sps * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS' 14157642Sps * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 15157642Sps * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 16157642Sps * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS 17157642Sps * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 18157642Sps * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 19157642Sps * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 20157642Sps * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 21157642Sps * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 22157642Sps * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 23157642Sps * THE POSSIBILITY OF SUCH DAMAGE. 24157642Sps * 25157642Sps * $FreeBSD$ 26157642Sps */ 27157642Sps 28189325Sdavidch#ifndef _BCEREG_H_DEFINED 29189325Sdavidch#define _BCEREG_H_DEFINED 30157642Sps 31157642Sps#include <sys/param.h> 32157642Sps#include <sys/endian.h> 33157642Sps#include <sys/systm.h> 34157642Sps#include <sys/sockio.h> 35157642Sps#include <sys/mbuf.h> 36157642Sps#include <sys/malloc.h> 37157642Sps#include <sys/kernel.h> 38157642Sps#include <sys/module.h> 39157642Sps#include <sys/socket.h> 40157642Sps#include <sys/sysctl.h> 41157642Sps#include <sys/queue.h> 42157642Sps 43169632Sdavidch#include <net/bpf.h> 44169632Sdavidch#include <net/ethernet.h> 45157642Sps#include <net/if.h> 46157642Sps#include <net/if_arp.h> 47157642Sps#include <net/if_dl.h> 48157642Sps#include <net/if_media.h> 49157642Sps 50157642Sps#include <net/if_types.h> 51157642Sps#include <net/if_vlan_var.h> 52157642Sps 53157642Sps#include <netinet/in_systm.h> 54157642Sps#include <netinet/in.h> 55169632Sdavidch#include <netinet/if_ether.h> 56157642Sps#include <netinet/ip.h> 57169632Sdavidch#include <netinet/ip6.h> 58169632Sdavidch#include <netinet/tcp.h> 59169632Sdavidch#include <netinet/udp.h> 60170392Sdavidch 61157642Sps#include <machine/bus.h> 62157642Sps#include <machine/resource.h> 63157642Sps#include <sys/bus.h> 64157642Sps#include <sys/rman.h> 65157642Sps 66157642Sps#include <dev/mii/mii.h> 67157642Sps#include <dev/mii/miivar.h> 68157642Sps#include "miidevs.h" 69157642Sps#include <dev/mii/brgphyreg.h> 70157642Sps 71157642Sps#include <dev/pci/pcireg.h> 72157642Sps#include <dev/pci/pcivar.h> 73157642Sps 74157642Sps#include "miibus_if.h" 75157642Sps 76157642Sps/****************************************************************************/ 77157642Sps/* Conversion to FreeBSD type definitions. */ 78157642Sps/****************************************************************************/ 79157642Sps#define u64 uint64_t 80206268Sdavidch#define u32 uint32_t 81206268Sdavidch#define u16 uint16_t 82206268Sdavidch#define u8 uint8_t 83157642Sps 84157642Sps#if BYTE_ORDER == BIG_ENDIAN 85157642Sps#define __BIG_ENDIAN 1 86157642Sps#undef __LITTLE_ENDIAN 87157642Sps#else 88157642Sps#undef __BIG_ENDIAN 89157642Sps#define __LITTLE_ENDIAN 1 90157642Sps#endif 91178132Sdavidch 92178132Sdavidch#define BCE_DWORD_PRINTFB \ 93206268Sdavidch "\020" \ 94206268Sdavidch "\40b31" \ 95206268Sdavidch "\37b30" \ 96206268Sdavidch "\36b29" \ 97206268Sdavidch "\35b28" \ 98206268Sdavidch "\34b27" \ 99206268Sdavidch "\33b26" \ 100206268Sdavidch "\32b25" \ 101206268Sdavidch "\31b24" \ 102206268Sdavidch "\30b23" \ 103206268Sdavidch "\27b22" \ 104206268Sdavidch "\26b21" \ 105206268Sdavidch "\25b20" \ 106206268Sdavidch "\24b19" \ 107206268Sdavidch "\23b18" \ 108206268Sdavidch "\22b17" \ 109206268Sdavidch "\21b16" \ 110206268Sdavidch "\20b15" \ 111206268Sdavidch "\17b14" \ 112206268Sdavidch "\16b13" \ 113206268Sdavidch "\15b12" \ 114206268Sdavidch "\14b11" \ 115206268Sdavidch "\13b10" \ 116206268Sdavidch "\12b9" \ 117206268Sdavidch "\11b8" \ 118206268Sdavidch "\10b7" \ 119206268Sdavidch "\07b6" \ 120206268Sdavidch "\06b5" \ 121206268Sdavidch "\05b4" \ 122206268Sdavidch "\04b3" \ 123206268Sdavidch "\03b2" \ 124206268Sdavidch "\02b1" \ 125178132Sdavidch "\01b0" 126178132Sdavidch 127179771Sdavidch/* MII Control Register 0x0 */ 128179771Sdavidch#define BCE_BMCR_PRINTFB \ 129206268Sdavidch "\020" \ 130206268Sdavidch "\20Reset" \ 131206268Sdavidch "\17Loopback" \ 132206268Sdavidch "\16Spd0" \ 133206268Sdavidch "\15AnegEna" \ 134206268Sdavidch "\14PwrDn" \ 135206268Sdavidch "\13Isolate" \ 136206268Sdavidch "\12RstrtAneg" \ 137206268Sdavidch "\11FD" \ 138206268Sdavidch "\10CollTst" \ 139206268Sdavidch "\07Spd1" \ 140206268Sdavidch "\06Rsrvd" \ 141206268Sdavidch "\05Rsrvd" \ 142206268Sdavidch "\04Rsrvd" \ 143206268Sdavidch "\03Rsrvd" \ 144206268Sdavidch "\02Rsrvd" \ 145179771Sdavidch "\01Rsrvd" 146178132Sdavidch 147179771Sdavidch/* MII Status Register 0x1 */ 148179771Sdavidch#define BCE_BMSR_PRINTFB \ 149206268Sdavidch "\020" \ 150206268Sdavidch "\20Cap100T4" \ 151206268Sdavidch "\17Cap100XFD" \ 152206268Sdavidch "\16Cap100XHD" \ 153206268Sdavidch "\15Cap10FD" \ 154206268Sdavidch "\14Cap10HD" \ 155206268Sdavidch "\13Cap100T2FD" \ 156206268Sdavidch "\12Cap100T2HD" \ 157206268Sdavidch "\11ExtStsPrsnt" \ 158206268Sdavidch "\10Rsrvd" \ 159206268Sdavidch "\07PrmblSupp" \ 160206268Sdavidch "\06AnegCmpl" \ 161206268Sdavidch "\05RemFaultDet" \ 162206268Sdavidch "\04AnegCap" \ 163206268Sdavidch "\03LnkUp" \ 164206268Sdavidch "\02JabberDet" \ 165179771Sdavidch "\01ExtCapSupp" 166179771Sdavidch 167179771Sdavidch/* MII Autoneg Advertisement Register 0x4 */ 168179771Sdavidch#define BCE_ANAR_PRINTFB \ 169206268Sdavidch "\020" \ 170206268Sdavidch "\20AdvNxtPg" \ 171206268Sdavidch "\17Rsrvd" \ 172206268Sdavidch "\16AdvRemFault" \ 173206268Sdavidch "\15Rsrvd" \ 174206268Sdavidch "\14AdvAsymPause" \ 175206268Sdavidch "\13AdvPause" \ 176206268Sdavidch "\12Adv100T4" \ 177206268Sdavidch "\11Adv100FD" \ 178206268Sdavidch "\10Adv100HD" \ 179206268Sdavidch "\07Adv10FD" \ 180206268Sdavidch "\06Adv10HD" \ 181206268Sdavidch "\05Rsrvd" \ 182206268Sdavidch "\04Rsrvd" \ 183206268Sdavidch "\03Rsrvd" \ 184206268Sdavidch "\02Rsrvd" \ 185179771Sdavidch "\01Adv802.3" 186179771Sdavidch 187179771Sdavidch/* MII Autoneg Link Partner Ability Register 0x5 */ 188179771Sdavidch#define BCE_ANLPAR_PRINTFB \ 189206268Sdavidch "\020" \ 190206268Sdavidch "\20CapNxtPg" \ 191206268Sdavidch "\17Ack" \ 192206268Sdavidch "\16CapRemFault" \ 193206268Sdavidch "\15Rsrvd" \ 194206268Sdavidch "\14CapAsymPause" \ 195206268Sdavidch "\13CapPause" \ 196206268Sdavidch "\12Cap100T4" \ 197206268Sdavidch "\11Cap100FD" \ 198206268Sdavidch "\10Cap100HD" \ 199206268Sdavidch "\07Cap10FD" \ 200206268Sdavidch "\06Cap10HD" \ 201206268Sdavidch "\05Rsrvd" \ 202206268Sdavidch "\04Rsrvd" \ 203206268Sdavidch "\03Rsrvd" \ 204206268Sdavidch "\02Rsrvd" \ 205179771Sdavidch "\01Cap802.3" 206179771Sdavidch 207179771Sdavidch/* 1000Base-T Control Register 0x09 */ 208179771Sdavidch#define BCE_1000CTL_PRINTFB \ 209206268Sdavidch "\020" \ 210206268Sdavidch "\20Test3" \ 211206268Sdavidch "\17Test2" \ 212206268Sdavidch "\16Test1" \ 213206268Sdavidch "\15MasterSlave" \ 214206268Sdavidch "\14ForceMaster" \ 215206268Sdavidch "\13SwitchDev" \ 216206268Sdavidch "\12Adv1000TFD" \ 217206268Sdavidch "\11Adv1000THD" \ 218206268Sdavidch "\10Rsrvd" \ 219206268Sdavidch "\07Rsrvd" \ 220206268Sdavidch "\06Rsrvd" \ 221206268Sdavidch "\05Rsrvd" \ 222206268Sdavidch "\04Rsrvd" \ 223206268Sdavidch "\03Rsrvd" \ 224206268Sdavidch "\02Rsrvd" \ 225179771Sdavidch "\01Rsrvd" 226179771Sdavidch 227179771Sdavidch/* MII 1000Base-T Status Register 0x0a */ 228179771Sdavidch#define BCE_1000STS_PRINTFB \ 229206268Sdavidch "\020" \ 230206268Sdavidch "\20MstrSlvFault" \ 231206268Sdavidch "\17Master" \ 232206268Sdavidch "\16LclRcvrOk" \ 233206268Sdavidch "\15RemRcvrOk" \ 234206268Sdavidch "\14Cap1000FD" \ 235206268Sdavidch "\13Cpa1000HD" \ 236206268Sdavidch "\12Rsrvd" \ 237179771Sdavidch "\11Rsrvd" 238179771Sdavidch 239179771Sdavidch/* MII Extended Status Register 0x0f */ 240179771Sdavidch#define BCE_EXTSTS_PRINTFB \ 241206268Sdavidch "\020" \ 242206268Sdavidch "\20b15" \ 243206268Sdavidch "\17b14" \ 244206268Sdavidch "\16b13" \ 245206268Sdavidch "\15b12" \ 246206268Sdavidch "\14Rsrvd" \ 247206268Sdavidch "\13Rsrvd" \ 248206268Sdavidch "\12Rsrvd" \ 249206268Sdavidch "\11Rsrvd" \ 250206268Sdavidch "\10Rsrvd" \ 251206268Sdavidch "\07Rsrvd" \ 252206268Sdavidch "\06Rsrvd" \ 253206268Sdavidch "\05Rsrvd" \ 254206268Sdavidch "\04Rsrvd" \ 255206268Sdavidch "\03Rsrvd" \ 256206268Sdavidch "\02Rsrvd" \ 257179771Sdavidch "\01Rsrvd" 258179771Sdavidch 259179771Sdavidch/* MII Autoneg Link Partner Ability Register 0x19 */ 260179771Sdavidch#define BCE_AUXSTS_PRINTFB \ 261206268Sdavidch "\020" \ 262206268Sdavidch "\20AnegCmpl" \ 263206268Sdavidch "\17AnegCmplAck" \ 264206268Sdavidch "\16AnegAckDet" \ 265206268Sdavidch "\15AnegAblDet" \ 266206268Sdavidch "\14AnegNextPgWait" \ 267206268Sdavidch "\13HCD" \ 268206268Sdavidch "\12HCD" \ 269206268Sdavidch "\11HCD" \ 270206268Sdavidch "\10PrlDetFault" \ 271206268Sdavidch "\07RemFault" \ 272206268Sdavidch "\06PgRcvd" \ 273179771Sdavidch "\05LnkPrtnrAnegAbl" \ 274206268Sdavidch "\04LnkPrtnrNPAbl" \ 275206268Sdavidch "\03LnkUp" \ 276206268Sdavidch "\02EnaPauseRcv" \ 277179771Sdavidch "\01EnaPausXmit" 278179771Sdavidch 279207411Sdavidch/* 280207411Sdavidch * Remove before release: 281206268Sdavidch * 282206268Sdavidch * #define BCE_DEBUG 283206268Sdavidch * #define BCE_NVRAM_WRITE_SUPPORT 284206268Sdavidch * #define BCE_JUMBO_HDRSPLIT 285206268Sdavidch */ 286179771Sdavidch 287157642Sps/****************************************************************************/ 288157642Sps/* Debugging macros and definitions. */ 289179771Sdavidch/****************************************************************************/ 290179771Sdavidch 291206268Sdavidch#define BCE_CP_LOAD 0x00000001 292206268Sdavidch#define BCE_CP_SEND 0x00000002 293206268Sdavidch#define BCE_CP_RECV 0x00000004 294206268Sdavidch#define BCE_CP_INTR 0x00000008 295206268Sdavidch#define BCE_CP_UNLOAD 0x00000010 296206268Sdavidch#define BCE_CP_RESET 0x00000020 297218423Sdavidch#define BCE_CP_PHY 0x00000040 298206268Sdavidch#define BCE_CP_NVRAM 0x00000080 299218423Sdavidch#define BCE_CP_FIRMWARE 0x00000100 300218423Sdavidch#define BCE_CP_CTX 0x00000200 301218423Sdavidch#define BCE_CP_REG 0x00000400 302206268Sdavidch#define BCE_CP_MISC 0x00400000 303206268Sdavidch#define BCE_CP_SPECIAL 0x00800000 304218423Sdavidch#define BCE_CP_ALL 0x00FFFFFF 305157642Sps 306206268Sdavidch#define BCE_CP_MASK 0x00FFFFFF 307157642Sps 308218423Sdavidch#define BCE_LEVEL_FATAL 0x00000000 309206268Sdavidch#define BCE_LEVEL_WARN 0x01000000 310206268Sdavidch#define BCE_LEVEL_INFO 0x02000000 311206268Sdavidch#define BCE_LEVEL_VERBOSE 0x03000000 312206268Sdavidch#define BCE_LEVEL_EXTREME 0x04000000 313206268Sdavidch#define BCE_LEVEL_INSANE 0x05000000 314157642Sps 315206268Sdavidch#define BCE_LEVEL_MASK 0xFF000000 316157642Sps 317206268Sdavidch#define BCE_WARN_LOAD (BCE_CP_LOAD | BCE_LEVEL_WARN) 318206268Sdavidch#define BCE_INFO_LOAD (BCE_CP_LOAD | BCE_LEVEL_INFO) 319206268Sdavidch#define BCE_VERBOSE_LOAD (BCE_CP_LOAD | BCE_LEVEL_VERBOSE) 320206268Sdavidch#define BCE_EXTREME_LOAD (BCE_CP_LOAD | BCE_LEVEL_EXTREME) 321218423Sdavidch#define BCE_INSANE_LOAD (BCE_CP_LOAD | BCE_LEVEL_INSANE) 322157642Sps 323206268Sdavidch#define BCE_WARN_SEND (BCE_CP_SEND | BCE_LEVEL_WARN) 324206268Sdavidch#define BCE_INFO_SEND (BCE_CP_SEND | BCE_LEVEL_INFO) 325206268Sdavidch#define BCE_VERBOSE_SEND (BCE_CP_SEND | BCE_LEVEL_VERBOSE) 326206268Sdavidch#define BCE_EXTREME_SEND (BCE_CP_SEND | BCE_LEVEL_EXTREME) 327218423Sdavidch#define BCE_INSANE_SEND (BCE_CP_SEND | BCE_LEVEL_INSANE) 328157642Sps 329206268Sdavidch#define BCE_WARN_RECV (BCE_CP_RECV | BCE_LEVEL_WARN) 330206268Sdavidch#define BCE_INFO_RECV (BCE_CP_RECV | BCE_LEVEL_INFO) 331206268Sdavidch#define BCE_VERBOSE_RECV (BCE_CP_RECV | BCE_LEVEL_VERBOSE) 332206268Sdavidch#define BCE_EXTREME_RECV (BCE_CP_RECV | BCE_LEVEL_EXTREME) 333218423Sdavidch#define BCE_INSANE_RECV (BCE_CP_RECV | BCE_LEVEL_INSANE) 334157642Sps 335206268Sdavidch#define BCE_WARN_INTR (BCE_CP_INTR | BCE_LEVEL_WARN) 336206268Sdavidch#define BCE_INFO_INTR (BCE_CP_INTR | BCE_LEVEL_INFO) 337206268Sdavidch#define BCE_VERBOSE_INTR (BCE_CP_INTR | BCE_LEVEL_VERBOSE) 338206268Sdavidch#define BCE_EXTREME_INTR (BCE_CP_INTR | BCE_LEVEL_EXTREME) 339218423Sdavidch#define BCE_INSANE_INTR (BCE_CP_INTR | BCE_LEVEL_INSANE) 340157642Sps 341218423Sdavidch#define BCE_WARN_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_WARN) 342218423Sdavidch#define BCE_INFO_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_INFO) 343206268Sdavidch#define BCE_VERBOSE_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_VERBOSE) 344206268Sdavidch#define BCE_EXTREME_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_EXTREME) 345206268Sdavidch#define BCE_INSANE_UNLOAD (BCE_CP_UNLOAD | BCE_LEVEL_INSANE) 346157642Sps 347206268Sdavidch#define BCE_WARN_RESET (BCE_CP_RESET | BCE_LEVEL_WARN) 348206268Sdavidch#define BCE_INFO_RESET (BCE_CP_RESET | BCE_LEVEL_INFO) 349206268Sdavidch#define BCE_VERBOSE_RESET (BCE_CP_RESET | BCE_LEVEL_VERBOSE) 350206268Sdavidch#define BCE_EXTREME_RESET (BCE_CP_RESET | BCE_LEVEL_EXTREME) 351206268Sdavidch#define BCE_INSANE_RESET (BCE_CP_RESET | BCE_LEVEL_INSANE) 352157642Sps 353206268Sdavidch#define BCE_WARN_PHY (BCE_CP_PHY | BCE_LEVEL_WARN) 354206268Sdavidch#define BCE_INFO_PHY (BCE_CP_PHY | BCE_LEVEL_INFO) 355218423Sdavidch#define BCE_VERBOSE_PHY (BCE_CP_PHY | BCE_LEVEL_VERBOSE) 356218423Sdavidch#define BCE_EXTREME_PHY (BCE_CP_PHY | BCE_LEVEL_EXTREME) 357206268Sdavidch#define BCE_INSANE_PHY (BCE_CP_PHY | BCE_LEVEL_INSANE) 358170810Sdavidch 359206268Sdavidch#define BCE_WARN_NVRAM (BCE_CP_NVRAM | BCE_LEVEL_WARN) 360206268Sdavidch#define BCE_INFO_NVRAM (BCE_CP_NVRAM | BCE_LEVEL_INFO) 361206268Sdavidch#define BCE_VERBOSE_NVRAM (BCE_CP_NVRAM | BCE_LEVEL_VERBOSE) 362206268Sdavidch#define BCE_EXTREME_NVRAM (BCE_CP_NVRAM | BCE_LEVEL_EXTREME) 363206268Sdavidch#define BCE_INSANE_NVRAM (BCE_CP_NVRAM | BCE_LEVEL_INSANE) 364170810Sdavidch 365206268Sdavidch#define BCE_WARN_FIRMWARE (BCE_CP_FIRMWARE | BCE_LEVEL_WARN) 366206268Sdavidch#define BCE_INFO_FIRMWARE (BCE_CP_FIRMWARE | BCE_LEVEL_INFO) 367218423Sdavidch#define BCE_VERBOSE_FIRMWARE (BCE_CP_FIRMWARE | BCE_LEVEL_VERBOSE) 368218423Sdavidch#define BCE_EXTREME_FIRMWARE (BCE_CP_FIRMWARE | BCE_LEVEL_EXTREME) 369218423Sdavidch#define BCE_INSANE_FIRMWARE (BCE_CP_FIRMWARE | BCE_LEVEL_INSANE) 370170810Sdavidch 371206268Sdavidch#define BCE_WARN_CTX (BCE_CP_CTX | BCE_LEVEL_WARN) 372206268Sdavidch#define BCE_INFO_CTX (BCE_CP_CTX | BCE_LEVEL_INFO) 373218423Sdavidch#define BCE_VERBOSE_CTX (BCE_CP_CTX | BCE_LEVEL_VERBOSE) 374218423Sdavidch#define BCE_EXTREME_CTX (BCE_CP_CTX | BCE_LEVEL_EXTREME) 375206268Sdavidch#define BCE_INSANE_CTX (BCE_CP_CTX | BCE_LEVEL_INSANE) 376179771Sdavidch 377206268Sdavidch#define BCE_WARN_REG (BCE_CP_REG | BCE_LEVEL_WARN) 378206268Sdavidch#define BCE_INFO_REG (BCE_CP_REG | BCE_LEVEL_INFO) 379218423Sdavidch#define BCE_VERBOSE_REG (BCE_CP_REG | BCE_LEVEL_VERBOSE) 380218423Sdavidch#define BCE_EXTREME_REG (BCE_CP_REG | BCE_LEVEL_EXTREME) 381206268Sdavidch#define BCE_INSANE_REG (BCE_CP_REG | BCE_LEVEL_INSANE) 382179771Sdavidch 383206268Sdavidch#define BCE_WARN_MISC (BCE_CP_MISC | BCE_LEVEL_WARN) 384206268Sdavidch#define BCE_INFO_MISC (BCE_CP_MISC | BCE_LEVEL_INFO) 385206268Sdavidch#define BCE_VERBOSE_MISC (BCE_CP_MISC | BCE_LEVEL_VERBOSE) 386206268Sdavidch#define BCE_EXTREME_MISC (BCE_CP_MISC | BCE_LEVEL_EXTREME) 387218423Sdavidch#define BCE_INSANE_MISC (BCE_CP_MISC | BCE_LEVEL_INSANE) 388170810Sdavidch 389206268Sdavidch#define BCE_WARN_SPECIAL (BCE_CP_SPECIAL | BCE_LEVEL_WARN) 390206268Sdavidch#define BCE_INFO_SPECIAL (BCE_CP_SPECIAL | BCE_LEVEL_INFO) 391218423Sdavidch#define BCE_VERBOSE_SPECIAL (BCE_CP_SPECIAL | BCE_LEVEL_VERBOSE) 392218423Sdavidch#define BCE_EXTREME_SPECIAL (BCE_CP_SPECIAL | BCE_LEVEL_EXTREME) 393206268Sdavidch#define BCE_INSANE_SPECIAL (BCE_CP_SPECIAL | BCE_LEVEL_INSANE) 394170810Sdavidch 395218423Sdavidch#define BCE_FATAL (BCE_CP_ALL | BCE_LEVEL_FATAL) 396218423Sdavidch#define BCE_WARN (BCE_CP_ALL | BCE_LEVEL_WARN) 397218423Sdavidch#define BCE_INFO (BCE_CP_ALL | BCE_LEVEL_INFO) 398206268Sdavidch#define BCE_VERBOSE (BCE_CP_ALL | BCE_LEVEL_VERBOSE) 399206268Sdavidch#define BCE_EXTREME (BCE_CP_ALL | BCE_LEVEL_EXTREME) 400218423Sdavidch#define BCE_INSANE (BCE_CP_ALL | BCE_LEVEL_INSANE) 401157642Sps 402206268Sdavidch#define BCE_CODE_PATH(cp) ((cp & BCE_CP_MASK) & bce_debug) 403206268Sdavidch#define BCE_MSG_LEVEL(lv) \ 404206268Sdavidch ((lv & BCE_LEVEL_MASK) <= (bce_debug & BCE_LEVEL_MASK)) 405206268Sdavidch#define BCE_LOG_MSG(m) (BCE_CODE_PATH(m) && BCE_MSG_LEVEL(m)) 406157642Sps 407157642Sps#ifdef BCE_DEBUG 408157642Sps 409157642Sps/* Print a message based on the logging level and code path. */ 410206268Sdavidch#define DBPRINT(sc, level, format, args...) \ 411206268Sdavidch if (BCE_LOG_MSG(level)) { \ 412206268Sdavidch device_printf(sc->bce_dev, format, ## args); \ 413157642Sps } 414157642Sps 415178132Sdavidch/* Runs a particular command when debugging is enabled. */ 416206268Sdavidch#define DBRUN(args...) \ 417206268Sdavidch do { \ 418206268Sdavidch args; \ 419178132Sdavidch } while (0) 420178132Sdavidch 421157642Sps/* Runs a particular command based on the logging level and code path. */ 422206268Sdavidch#define DBRUNMSG(msg, args...) \ 423206268Sdavidch if (BCE_LOG_MSG(msg)) { \ 424206268Sdavidch args; \ 425157642Sps } 426157642Sps 427157642Sps/* Runs a particular command based on the logging level. */ 428206268Sdavidch#define DBRUNLV(level, args...) \ 429206268Sdavidch if (BCE_MSG_LEVEL(level)) { \ 430206268Sdavidch args; \ 431157642Sps } 432157642Sps 433157642Sps/* Runs a particular command based on the code path. */ 434207411Sdavidch#define DBRUNCP(cp, args...) \ 435206268Sdavidch if (BCE_CODE_PATH(cp)) { \ 436206268Sdavidch args; \ 437157642Sps } 438157642Sps 439157642Sps/* Runs a particular command based on a condition. */ 440206268Sdavidch#define DBRUNIF(cond, args...) \ 441206268Sdavidch if (cond) { \ 442206268Sdavidch args; \ 443157642Sps } 444157642Sps 445179771Sdavidch/* Announces function entry. */ 446206268Sdavidch#define DBENTER(cond) \ 447179771Sdavidch DBPRINT(sc, (cond), "%s(enter)\n", __FUNCTION__) 448179771Sdavidch 449179771Sdavidch/* Announces function exit. */ 450206268Sdavidch#define DBEXIT(cond) \ 451179771Sdavidch DBPRINT(sc, (cond), "%s(exit)\n", __FUNCTION__) 452179771Sdavidch 453179771Sdavidch/* Temporarily override the debug level. */ 454206268Sdavidch#define DBPUSH(cond) \ 455206268Sdavidch u32 bce_debug_temp = bce_debug; \ 456179771Sdavidch bce_debug |= cond; 457179771Sdavidch 458179771Sdavidch/* Restore the previously overriden debug level. */ 459179771Sdavidch#define DBPOP() \ 460179771Sdavidch bce_debug = bce_debug_temp; 461179771Sdavidch 462157642Sps/* Needed for random() function which is only used in debugging. */ 463157642Sps#include <sys/random.h> 464157642Sps 465157642Sps/* Returns FALSE in "defects" per 2^31 - 1 calls, otherwise returns TRUE. */ 466157642Sps#define DB_RANDOMFALSE(defects) (random() > defects) 467157642Sps#define DB_OR_RANDOMFALSE(defects) || (random() > defects) 468157642Sps#define DB_AND_RANDOMFALSE(defects) && (random() > ddfects) 469157642Sps 470157642Sps/* Returns TRUE in "defects" per 2^31 - 1 calls, otherwise returns FALSE. */ 471157642Sps#define DB_RANDOMTRUE(defects) (random() < defects) 472157642Sps#define DB_OR_RANDOMTRUE(defects) || (random() < defects) 473157642Sps#define DB_AND_RANDOMTRUE(defects) && (random() < defects) 474157642Sps 475206268Sdavidch#define DB_PRINT_PHY_REG(reg, val) \ 476206268Sdavidchswitch(reg) { \ 477206268Sdavidchcase 0x00: DBPRINT(sc, BCE_INSANE_PHY, \ 478206268Sdavidch "%s(): phy = %d, reg = 0x%04X (BMCR ), val = 0x%b\n", \ 479206268Sdavidch __FUNCTION__, phy, (u16) reg & 0xffff, (u16) val & 0xffff, \ 480206268Sdavidch BCE_BMCR_PRINTFB); break; \ 481206268Sdavidchcase 0x01: DBPRINT(sc, BCE_INSANE_PHY, \ 482206268Sdavidch "%s(): phy = %d, reg = 0x%04X (BMSR ), val = 0x%b\n", \ 483206268Sdavidch __FUNCTION__, phy, (u16) reg & 0xffff, (u16) val & 0xffff, \ 484206268Sdavidch BCE_BMSR_PRINTFB); break; \ 485206268Sdavidchcase 0x04: DBPRINT(sc, BCE_INSANE_PHY, \ 486206268Sdavidch "%s(): phy = %d, reg = 0x%04X (ANAR ), val = 0x%b\n", \ 487206268Sdavidch __FUNCTION__, phy, (u16) reg & 0xffff, (u16) val & 0xffff, \ 488206268Sdavidch BCE_ANAR_PRINTFB); break; \ 489206268Sdavidchcase 0x05: DBPRINT(sc, BCE_INSANE_PHY, \ 490206268Sdavidch "%s(): phy = %d, reg = 0x%04X (ANLPAR ), val = 0x%b\n", \ 491206268Sdavidch __FUNCTION__, phy, (u16) reg & 0xffff, (u16) val & 0xffff, \ 492206268Sdavidch BCE_ANLPAR_PRINTFB); break; \ 493206268Sdavidchcase 0x09: DBPRINT(sc, BCE_INSANE_PHY, \ 494206268Sdavidch "%s(): phy = %d, reg = 0x%04X (1000CTL), val = 0x%b\n", \ 495206268Sdavidch __FUNCTION__, phy, (u16) reg & 0xffff, (u16) val & 0xffff, \ 496206268Sdavidch BCE_1000CTL_PRINTFB); break; \ 497206268Sdavidchcase 0x0a: DBPRINT(sc, BCE_INSANE_PHY, \ 498206268Sdavidch "%s(): phy = %d, reg = 0x%04X (1000STS), val = 0x%b\n", \ 499206268Sdavidch __FUNCTION__, phy, (u16) reg & 0xffff, (u16) val & 0xffff, \ 500206268Sdavidch BCE_1000STS_PRINTFB); break; \ 501206268Sdavidchcase 0x0f: DBPRINT(sc, BCE_INSANE_PHY, \ 502206268Sdavidch "%s(): phy = %d, reg = 0x%04X (EXTSTS ), val = 0x%b\n", \ 503206268Sdavidch __FUNCTION__, phy, (u16) reg & 0xffff, (u16) val & 0xffff, \ 504206268Sdavidch BCE_EXTSTS_PRINTFB); break; \ 505206268Sdavidchcase 0x19: DBPRINT(sc, BCE_INSANE_PHY, \ 506206268Sdavidch "%s(): phy = %d, reg = 0x%04X (AUXSTS ), val = 0x%b\n", \ 507206268Sdavidch __FUNCTION__, phy, (u16) reg & 0xffff, (u16) val & 0xffff, \ 508206268Sdavidch BCE_AUXSTS_PRINTFB); break; \ 509206268Sdavidchdefault: DBPRINT(sc, BCE_INSANE_PHY, \ 510206268Sdavidch "%s(): phy = %d, reg = 0x%04X, val = 0x%04X\n", \ 511206268Sdavidch __FUNCTION__, phy, (u16) reg & 0xffff, (u16) val & 0xffff); \ 512179771Sdavidch } 513179771Sdavidch 514157642Sps#else 515157642Sps 516157642Sps#define DBPRINT(level, format, args...) 517178132Sdavidch#define DBRUN(args...) 518176448Sdavidch#define DBRUNMSG(msg, args...) 519157642Sps#define DBRUNLV(level, args...) 520157642Sps#define DBRUNCP(cp, args...) 521157642Sps#define DBRUNIF(cond, args...) 522179771Sdavidch#define DBENTER(cond) 523179771Sdavidch#define DBEXIT(cond) 524179771Sdavidch#define DBPUSH(cond) 525179771Sdavidch#define DBPOP() 526157642Sps#define DB_RANDOMFALSE(defects) 527157642Sps#define DB_OR_RANDOMFALSE(percent) 528157642Sps#define DB_AND_RANDOMFALSE(percent) 529157642Sps#define DB_RANDOMTRUE(defects) 530157642Sps#define DB_OR_RANDOMTRUE(percent) 531157642Sps#define DB_AND_RANDOMTRUE(percent) 532179771Sdavidch#define DB_PRINT_PHY_REG(reg, val) 533157642Sps 534157642Sps#endif /* BCE_DEBUG */ 535157642Sps 536185162Skmacy 537185162Skmacy#if __FreeBSD_version < 800054 538182293Sdavidch#if defined(__i386__) || defined(__amd64__) 539182293Sdavidch#define mb() __asm volatile("mfence" ::: "memory") 540182293Sdavidch#define wmb() __asm volatile("sfence" ::: "memory") 541182293Sdavidch#define rmb() __asm volatile("lfence" ::: "memory") 542182293Sdavidch#else 543182293Sdavidch#define mb() 544182293Sdavidch#define rmb() 545182293Sdavidch#define wmb() 546182293Sdavidch#endif 547185162Skmacy#endif 548157642Sps 549157642Sps/****************************************************************************/ 550157642Sps/* Device identification definitions. */ 551157642Sps/****************************************************************************/ 552157642Sps#define BRCM_VENDORID 0x14E4 553206268Sdavidch#define BRCM_DEVICEID_BCM5706 0x164A 554206268Sdavidch#define BRCM_DEVICEID_BCM5706S 0x16AA 555206268Sdavidch#define BRCM_DEVICEID_BCM5708 0x164C 556206268Sdavidch#define BRCM_DEVICEID_BCM5708S 0x16AC 557206268Sdavidch#define BRCM_DEVICEID_BCM5709 0x1639 558206268Sdavidch#define BRCM_DEVICEID_BCM5709S 0x163A 559206268Sdavidch#define BRCM_DEVICEID_BCM5716 0x163B 560157642Sps 561206268Sdavidch#define HP_VENDORID 0x103C 562157642Sps 563206268Sdavidch#define PCI_ANY_ID (u_int16_t) (~0U) 564157642Sps 565157642Sps/* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */ 566157642Sps 567206268Sdavidch#define BCE_CHIP_NUM(sc) (((sc)->bce_chipid) & 0xffff0000) 568206268Sdavidch#define BCE_CHIP_NUM_5706 0x57060000 569206268Sdavidch#define BCE_CHIP_NUM_5708 0x57080000 570206268Sdavidch#define BCE_CHIP_NUM_5709 0x57090000 571157642Sps 572206268Sdavidch#define BCE_CHIP_REV(sc) (((sc)->bce_chipid) & 0x0000f000) 573206268Sdavidch#define BCE_CHIP_REV_Ax 0x00000000 574206268Sdavidch#define BCE_CHIP_REV_Bx 0x00001000 575206268Sdavidch#define BCE_CHIP_REV_Cx 0x00002000 576157642Sps 577206268Sdavidch#define BCE_CHIP_METAL(sc) (((sc)->bce_chipid) & 0x00000ff0) 578206268Sdavidch#define BCE_CHIP_BOND(bp) (((sc)->bce_chipid) & 0x0000000f) 579157642Sps 580206268Sdavidch#define BCE_CHIP_ID(sc) (((sc)->bce_chipid) & 0xfffffff0) 581206268Sdavidch#define BCE_CHIP_ID_5706_A0 0x57060000 582206268Sdavidch#define BCE_CHIP_ID_5706_A1 0x57060010 583206268Sdavidch#define BCE_CHIP_ID_5706_A2 0x57060020 584206268Sdavidch#define BCE_CHIP_ID_5706_A3 0x57060030 585206268Sdavidch#define BCE_CHIP_ID_5708_A0 0x57080000 586206268Sdavidch#define BCE_CHIP_ID_5708_B0 0x57081000 587206268Sdavidch#define BCE_CHIP_ID_5708_B1 0x57081010 588206268Sdavidch#define BCE_CHIP_ID_5708_B2 0x57081020 589206268Sdavidch#define BCE_CHIP_ID_5709_A0 0x57090000 590206268Sdavidch#define BCE_CHIP_ID_5709_A1 0x57090010 591206268Sdavidch#define BCE_CHIP_ID_5709_B0 0x57091000 592206268Sdavidch#define BCE_CHIP_ID_5709_B1 0x57091010 593206268Sdavidch#define BCE_CHIP_ID_5709_B2 0x57091020 594206268Sdavidch#define BCE_CHIP_ID_5709_C0 0x57092000 595157642Sps 596157642Sps#define BCE_CHIP_BOND_ID(sc) (((sc)->bce_chipid) & 0xf) 597157642Sps 598157642Sps/* A serdes chip will have the first bit of the bond id set. */ 599206268Sdavidch#define BCE_CHIP_BOND_ID_SERDES_BIT 0x01 600157642Sps 601157642Sps 602157642Sps/* shorthand one */ 603157642Sps#define BCE_ASICREV(x) ((x) >> 28) 604157642Sps#define BCE_ASICREV_BCM5700 0x06 605157642Sps 606157642Sps/* chip revisions */ 607157642Sps#define BCE_CHIPREV(x) ((x) >> 24) 608157642Sps#define BCE_CHIPREV_5700_AX 0x70 609157642Sps#define BCE_CHIPREV_5700_BX 0x71 610157642Sps#define BCE_CHIPREV_5700_CX 0x72 611157642Sps#define BCE_CHIPREV_5701_AX 0x00 612157642Sps 613157642Spsstruct bce_type { 614206268Sdavidch u_int16_t bce_vid; 615206268Sdavidch u_int16_t bce_did; 616206268Sdavidch u_int16_t bce_svid; 617206268Sdavidch u_int16_t bce_sdid; 618248036Smarius const char *bce_name; 619157642Sps}; 620157642Sps 621157642Sps/****************************************************************************/ 622157642Sps/* Byte order conversions. */ 623157642Sps/****************************************************************************/ 624157642Sps#if __FreeBSD_version >= 500000 625157642Sps#define bce_htobe16(x) htobe16(x) 626157642Sps#define bce_htobe32(x) htobe32(x) 627157642Sps#define bce_htobe64(x) htobe64(x) 628157642Sps#define bce_htole16(x) htole16(x) 629157642Sps#define bce_htole32(x) htole32(x) 630157642Sps#define bce_htole64(x) htole64(x) 631157642Sps 632157642Sps#define bce_be16toh(x) be16toh(x) 633157642Sps#define bce_be32toh(x) be32toh(x) 634157642Sps#define bce_be64toh(x) be64toh(x) 635157642Sps#define bce_le16toh(x) le16toh(x) 636157642Sps#define bce_le32toh(x) le32toh(x) 637157642Sps#define bce_le64toh(x) le64toh(x) 638157642Sps#else 639157642Sps#define bce_htobe16(x) (x) 640157642Sps#define bce_htobe32(x) (x) 641157642Sps#define bce_htobe64(x) (x) 642157642Sps#define bce_htole16(x) (x) 643157642Sps#define bce_htole32(x) (x) 644157642Sps#define bce_htole64(x) (x) 645157642Sps 646157642Sps#define bce_be16toh(x) (x) 647157642Sps#define bce_be32toh(x) (x) 648157642Sps#define bce_be64toh(x) (x) 649157642Sps#define bce_le16toh(x) (x) 650157642Sps#define bce_le32toh(x) (x) 651157642Sps#define bce_le64toh(x) (x) 652157642Sps#endif 653157642Sps 654157642Sps 655157642Sps/****************************************************************************/ 656157642Sps/* NVRAM Access */ 657157642Sps/****************************************************************************/ 658157642Sps 659157642Sps/* Buffered flash (Atmel: AT45DB011B) specific information */ 660206268Sdavidch#define SEEPROM_PAGE_BITS 2 661206268Sdavidch#define SEEPROM_PHY_PAGE_SIZE (1 << SEEPROM_PAGE_BITS) 662206268Sdavidch#define SEEPROM_BYTE_ADDR_MASK (SEEPROM_PHY_PAGE_SIZE-1) 663206268Sdavidch#define SEEPROM_PAGE_SIZE 4 664206268Sdavidch#define SEEPROM_TOTAL_SIZE 65536 665157642Sps 666206268Sdavidch#define BUFFERED_FLASH_PAGE_BITS 9 667157642Sps#define BUFFERED_FLASH_PHY_PAGE_SIZE (1 << BUFFERED_FLASH_PAGE_BITS) 668157642Sps#define BUFFERED_FLASH_BYTE_ADDR_MASK (BUFFERED_FLASH_PHY_PAGE_SIZE-1) 669206268Sdavidch#define BUFFERED_FLASH_PAGE_SIZE 264 670206268Sdavidch#define BUFFERED_FLASH_TOTAL_SIZE 0x21000 671157642Sps 672206268Sdavidch#define SAIFUN_FLASH_PAGE_BITS 8 673206268Sdavidch#define SAIFUN_FLASH_PHY_PAGE_SIZE (1 << SAIFUN_FLASH_PAGE_BITS) 674206268Sdavidch#define SAIFUN_FLASH_BYTE_ADDR_MASK (SAIFUN_FLASH_PHY_PAGE_SIZE-1) 675206268Sdavidch#define SAIFUN_FLASH_PAGE_SIZE 256 676157642Sps#define SAIFUN_FLASH_BASE_TOTAL_SIZE 65536 677157642Sps 678206268Sdavidch#define ST_MICRO_FLASH_PAGE_BITS 8 679157642Sps#define ST_MICRO_FLASH_PHY_PAGE_SIZE (1 << ST_MICRO_FLASH_PAGE_BITS) 680157642Sps#define ST_MICRO_FLASH_BYTE_ADDR_MASK (ST_MICRO_FLASH_PHY_PAGE_SIZE-1) 681206268Sdavidch#define ST_MICRO_FLASH_PAGE_SIZE 256 682157642Sps#define ST_MICRO_FLASH_BASE_TOTAL_SIZE 65536 683157642Sps 684206268Sdavidch#define BCM5709_FLASH_PAGE_BITS 8 685206268Sdavidch#define BCM5709_FLASH_PHY_PAGE_SIZE (1 << BCM5709_FLASH_PAGE_BITS) 686179771Sdavidch#define BCM5709_FLASH_BYTE_ADDR_MASK (BCM5709_FLASH_PHY_PAGE_SIZE-1) 687206268Sdavidch#define BCM5709_FLASH_PAGE_SIZE 256 688179771Sdavidch 689206268Sdavidch#define NVRAM_TIMEOUT_COUNT 30000 690206268Sdavidch#define BCE_FLASHDESC_MAX 64 691157642Sps 692206268Sdavidch#define FLASH_STRAP_MASK (BCE_NVM_CFG1_FLASH_MODE | \ 693206268Sdavidch BCE_NVM_CFG1_BUFFER_MODE | BCE_NVM_CFG1_PROTECT_MODE | \ 694206268Sdavidch BCE_NVM_CFG1_FLASH_SIZE) 695157642Sps 696206268Sdavidch#define FLASH_BACKUP_STRAP_MASK (0xf << 26) 697157642Sps 698157642Spsstruct flash_spec { 699157642Sps u32 strapping; 700157642Sps u32 config1; 701157642Sps u32 config2; 702157642Sps u32 config3; 703157642Sps u32 write1; 704179771Sdavidch#define BCE_NV_BUFFERED 0x00000001 705179771Sdavidch#define BCE_NV_TRANSLATE 0x00000002 706206268Sdavidch#define BCE_NV_WREN 0x00000004 707179771Sdavidch u32 flags; 708157642Sps u32 page_bits; 709157642Sps u32 page_size; 710157642Sps u32 addr_mask; 711157642Sps u32 total_size; 712248036Smarius const u8 *name; 713157642Sps}; 714157642Sps 715157642Sps 716157642Sps/****************************************************************************/ 717157642Sps/* Shared Memory layout */ 718157642Sps/* The BCE bootcode will initialize this data area with port configurtion */ 719157642Sps/* information which can be accessed by the driver. */ 720157642Sps/****************************************************************************/ 721157642Sps 722179771Sdavidch/* 723157642Sps * This value (in milliseconds) determines the frequency of the driver 724157642Sps * issuing the PULSE message code. The firmware monitors this periodic 725179771Sdavidch * pulse to determine when to switch to an OS-absent mode. 726157642Sps */ 727157642Sps#define DRV_PULSE_PERIOD_MS 250 728157642Sps 729179771Sdavidch/* 730157642Sps * This value (in milliseconds) determines how long the driver should 731157642Sps * wait for an acknowledgement from the firmware before timing out. Once 732157642Sps * the firmware has timed out, the driver will assume there is no firmware 733157642Sps * running and there won't be any firmware-driver synchronization during a 734179771Sdavidch * driver reset. 735157642Sps */ 736206268Sdavidch#define FW_ACK_TIME_OUT_MS 1000 737157642Sps 738157642Sps 739206268Sdavidch#define BCE_DRV_RESET_SIGNATURE 0x00000000 740157642Sps#define BCE_DRV_RESET_SIGNATURE_MAGIC 0x4841564b /* HAVK */ 741157642Sps 742206268Sdavidch#define BCE_DRV_MB 0x00000004 743206268Sdavidch#define BCE_DRV_MSG_CODE 0xff000000 744206268Sdavidch#define BCE_DRV_MSG_CODE_RESET 0x01000000 745206268Sdavidch#define BCE_DRV_MSG_CODE_UNLOAD 0x02000000 746206268Sdavidch#define BCE_DRV_MSG_CODE_SHUTDOWN 0x03000000 747157642Sps#define BCE_DRV_MSG_CODE_SUSPEND_WOL 0x04000000 748206268Sdavidch#define BCE_DRV_MSG_CODE_FW_TIMEOUT 0x05000000 749206268Sdavidch#define BCE_DRV_MSG_CODE_PULSE 0x06000000 750206268Sdavidch#define BCE_DRV_MSG_CODE_DIAG 0x07000000 751157642Sps#define BCE_DRV_MSG_CODE_SUSPEND_NO_WOL 0x09000000 752170810Sdavidch#define BCE_DRV_MSG_CODE_UNLOAD_LNK_DN 0x0b000000 753170810Sdavidch#define BCE_DRV_MSG_CODE_CMD_SET_LINK 0x10000000 754157642Sps 755206268Sdavidch#define BCE_DRV_MSG_DATA 0x00ff0000 756206268Sdavidch#define BCE_DRV_MSG_DATA_WAIT0 0x00010000 757206268Sdavidch#define BCE_DRV_MSG_DATA_WAIT1 0x00020000 758206268Sdavidch#define BCE_DRV_MSG_DATA_WAIT2 0x00030000 759206268Sdavidch#define BCE_DRV_MSG_DATA_WAIT3 0x00040000 760157642Sps 761206268Sdavidch#define BCE_DRV_MSG_SEQ 0x0000ffff 762157642Sps 763157642Sps#define BCE_FW_MB 0x00000008 764157642Sps#define BCE_FW_MSG_ACK 0x0000ffff 765157642Sps#define BCE_FW_MSG_STATUS_MASK 0x00ff0000 766157642Sps#define BCE_FW_MSG_STATUS_OK 0x00000000 767206268Sdavidch#define BCE_FW_MSG_STATUS_INVALID_ARGS 0x00010000 768206268Sdavidch#define BCE_FW_MSG_STATUS_DRV_PRSNT 0x00020000 769157642Sps#define BCE_FW_MSG_STATUS_FAILURE 0x00ff0000 770157642Sps 771206268Sdavidch#define BCE_LINK_STATUS 0x0000000c 772157642Sps#define BCE_LINK_STATUS_INIT_VALUE 0xffffffff 773206268Sdavidch#define BCE_LINK_STATUS_LINK_UP 0x1 774157642Sps#define BCE_LINK_STATUS_LINK_DOWN 0x0 775157642Sps#define BCE_LINK_STATUS_SPEED_MASK 0x1e 776157642Sps#define BCE_LINK_STATUS_AN_INCOMPLETE (0<<1) 777157642Sps#define BCE_LINK_STATUS_10HALF (1<<1) 778157642Sps#define BCE_LINK_STATUS_10FULL (2<<1) 779206268Sdavidch#define BCE_LINK_STATUS_100HALF (3<<1) 780157642Sps#define BCE_LINK_STATUS_100BASE_T4 (4<<1) 781206268Sdavidch#define BCE_LINK_STATUS_100FULL (5<<1) 782157642Sps#define BCE_LINK_STATUS_1000HALF (6<<1) 783157642Sps#define BCE_LINK_STATUS_1000FULL (7<<1) 784157642Sps#define BCE_LINK_STATUS_2500HALF (8<<1) 785157642Sps#define BCE_LINK_STATUS_2500FULL (9<<1) 786157642Sps#define BCE_LINK_STATUS_AN_ENABLED (1<<5) 787157642Sps#define BCE_LINK_STATUS_AN_COMPLETE (1<<6) 788157642Sps#define BCE_LINK_STATUS_PARALLEL_DET (1<<7) 789157642Sps#define BCE_LINK_STATUS_RESERVED (1<<8) 790157642Sps#define BCE_LINK_STATUS_PARTNER_AD_1000FULL (1<<9) 791157642Sps#define BCE_LINK_STATUS_PARTNER_AD_1000HALF (1<<10) 792157642Sps#define BCE_LINK_STATUS_PARTNER_AD_100BT4 (1<<11) 793157642Sps#define BCE_LINK_STATUS_PARTNER_AD_100FULL (1<<12) 794157642Sps#define BCE_LINK_STATUS_PARTNER_AD_100HALF (1<<13) 795157642Sps#define BCE_LINK_STATUS_PARTNER_AD_10FULL (1<<14) 796157642Sps#define BCE_LINK_STATUS_PARTNER_AD_10HALF (1<<15) 797157642Sps#define BCE_LINK_STATUS_TX_FC_ENABLED (1<<16) 798157642Sps#define BCE_LINK_STATUS_RX_FC_ENABLED (1<<17) 799157642Sps#define BCE_LINK_STATUS_PARTNER_SYM_PAUSE_CAP (1<<18) 800157642Sps#define BCE_LINK_STATUS_PARTNER_ASYM_PAUSE_CAP (1<<19) 801157642Sps#define BCE_LINK_STATUS_SERDES_LINK (1<<20) 802157642Sps#define BCE_LINK_STATUS_PARTNER_AD_2500FULL (1<<21) 803157642Sps#define BCE_LINK_STATUS_PARTNER_AD_2500HALF (1<<22) 804157642Sps 805157642Sps#define BCE_DRV_PULSE_MB 0x00000010 806157642Sps#define BCE_DRV_PULSE_SEQ_MASK 0x00007fff 807157642Sps 808171667Sdavidch#define BCE_MB_ARGS_0 0x00000014 809235818Syongari#define BCE_NETLINK_SPEED_10HALF (1<<0) 810235818Syongari#define BCE_NETLINK_SPEED_10FULL (1<<1) 811235818Syongari#define BCE_NETLINK_SPEED_100HALF (1<<2) 812235818Syongari#define BCE_NETLINK_SPEED_100FULL (1<<3) 813235818Syongari#define BCE_NETLINK_SPEED_1000HALF (1<<4) 814235818Syongari#define BCE_NETLINK_SPEED_1000FULL (1<<5) 815235818Syongari#define BCE_NETLINK_SPEED_2500HALF (1<<6) 816235818Syongari#define BCE_NETLINK_SPEED_2500FULL (1<<7) 817235818Syongari#define BCE_NETLINK_SPEED_10GHALF (1<<8) 818235818Syongari#define BCE_NETLINK_SPEED_10GFULL (1<<9) 819235818Syongari#define BCE_NETLINK_ANEG_ENB (1<<10) 820235818Syongari#define BCE_NETLINK_PHY_APP_REMOTE (1<<11) 821235818Syongari#define BCE_NETLINK_FC_PAUSE_SYM (1<<12) 822235818Syongari#define BCE_NETLINK_FC_PAUSE_ASYM (1<<13) 823235818Syongari#define BCE_NETLINK_ETH_AT_WIRESPEED (1<<14) 824235818Syongari#define BCE_NETLINK_PHY_RESET (1<<15) 825235818Syongari 826171667Sdavidch#define BCE_MB_ARGS_1 0x00000018 827171667Sdavidch 828157642Sps/* Indicate to the firmware not to go into the 829157642Sps * OS absent when it is not getting driver pulse. 830157642Sps * This is used for debugging. */ 831157642Sps#define BCE_DRV_MSG_DATA_PULSE_CODE_ALWAYS_ALIVE 0x00080000 832157642Sps 833157642Sps#define BCE_DEV_INFO_SIGNATURE 0x00000020 834157642Sps#define BCE_DEV_INFO_SIGNATURE_MAGIC 0x44564900 835157642Sps#define BCE_DEV_INFO_SIGNATURE_MAGIC_MASK 0xffffff00 836157642Sps#define BCE_DEV_INFO_FEATURE_CFG_VALID 0x01 837157642Sps#define BCE_DEV_INFO_SECONDARY_PORT 0x80 838157642Sps#define BCE_DEV_INFO_DRV_ALWAYS_ALIVE 0x40 839157642Sps 840157642Sps#define BCE_SHARED_HW_CFG_PART_NUM 0x00000024 841157642Sps 842157642Sps#define BCE_SHARED_HW_CFG_POWER_DISSIPATED 0x00000034 843157642Sps#define BCE_SHARED_HW_CFG_POWER_STATE_D3_MASK 0xff000000 844157642Sps#define BCE_SHARED_HW_CFG_POWER_STATE_D2_MASK 0xff0000 845157642Sps#define BCE_SHARED_HW_CFG_POWER_STATE_D1_MASK 0xff00 846157642Sps#define BCE_SHARED_HW_CFG_POWER_STATE_D0_MASK 0xff 847157642Sps 848157642Sps#define BCE_SHARED_HW_CFG_POWER_CONSUMED 0x00000038 849157642Sps#define BCE_SHARED_HW_CFG_CONFIG 0x0000003c 850157642Sps#define BCE_SHARED_HW_CFG_DESIGN_NIC 0 851157642Sps#define BCE_SHARED_HW_CFG_DESIGN_LOM 0x1 852157642Sps#define BCE_SHARED_HW_CFG_PHY_COPPER 0 853157642Sps#define BCE_SHARED_HW_CFG_PHY_FIBER 0x2 854157642Sps#define BCE_SHARED_HW_CFG_PHY_2_5G 0x20 855206268Sdavidch#define BCE_SHARED_HW_CFG_PHY_BACKPLANE 0x40 856157642Sps#define BCE_SHARED_HW_CFG_LED_MODE_SHIFT_BITS 8 857206268Sdavidch#define BCE_SHARED_HW_CFG_LED_MODE_MASK 0x300 858157642Sps#define BCE_SHARED_HW_CFG_LED_MODE_MAC 0 859157642Sps#define BCE_SHARED_HW_CFG_LED_MODE_GPHY1 0x100 860157642Sps#define BCE_SHARED_HW_CFG_LED_MODE_GPHY2 0x200 861157642Sps 862157642Sps#define BCE_SHARED_HW_CFG_CONFIG2 0x00000040 863157642Sps#define BCE_SHARED_HW_CFG2_NVM_SIZE_MASK 0x00fff000 864157642Sps 865157642Sps#define BCE_DEV_INFO_BC_REV 0x0000004c 866157642Sps 867157642Sps#define BCE_PORT_HW_CFG_MAC_UPPER 0x00000050 868157642Sps#define BCE_PORT_HW_CFG_UPPERMAC_MASK 0xffff 869157642Sps 870157642Sps#define BCE_PORT_HW_CFG_MAC_LOWER 0x00000054 871157642Sps#define BCE_PORT_HW_CFG_CONFIG 0x00000058 872206268Sdavidch#define BCE_PORT_HW_CFG_CFG_TXCTL3_MASK 0x0000ffff 873157642Sps#define BCE_PORT_HW_CFG_CFG_DFLT_LINK_MASK 0x001f0000 874157642Sps#define BCE_PORT_HW_CFG_CFG_DFLT_LINK_AN 0x00000000 875157642Sps#define BCE_PORT_HW_CFG_CFG_DFLT_LINK_1G 0x00030000 876157642Sps#define BCE_PORT_HW_CFG_CFG_DFLT_LINK_2_5G 0x00040000 877157642Sps 878206268Sdavidch#define BCE_PORT_HW_CFG_IMD_MAC_A_UPPER 0x00000068 879206268Sdavidch#define BCE_PORT_HW_CFG_IMD_MAC_A_LOWER 0x0000006c 880206268Sdavidch#define BCE_PORT_HW_CFG_IMD_MAC_B_UPPER 0x00000070 881206268Sdavidch#define BCE_PORT_HW_CFG_IMD_MAC_B_LOWER 0x00000074 882206268Sdavidch#define BCE_PORT_HW_CFG_ISCSI_MAC_UPPER 0x00000078 883206268Sdavidch#define BCE_PORT_HW_CFG_ISCSI_MAC_LOWER 0x0000007c 884157642Sps 885157642Sps#define BCE_DEV_INFO_PER_PORT_HW_CONFIG2 0x000000b4 886157642Sps 887206268Sdavidch#define BCE_DEV_INFO_FORMAT_REV 0x000000c4 888157642Sps#define BCE_DEV_INFO_FORMAT_REV_MASK 0xff000000 889157642Sps#define BCE_DEV_INFO_FORMAT_REV_ID ('A' << 24) 890157642Sps 891157642Sps#define BCE_SHARED_FEATURE 0x000000c8 892206268Sdavidch#define BCE_SHARED_FEATURE_MASK 0xffffffff 893157642Sps 894157642Sps#define BCE_PORT_FEATURE 0x000000d8 895157642Sps#define BCE_PORT2_FEATURE 0x00000014c 896157642Sps#define BCE_PORT_FEATURE_WOL_ENABLED 0x01000000 897157642Sps#define BCE_PORT_FEATURE_MBA_ENABLED 0x02000000 898157642Sps#define BCE_PORT_FEATURE_ASF_ENABLED 0x04000000 899157642Sps#define BCE_PORT_FEATURE_IMD_ENABLED 0x08000000 900206268Sdavidch#define BCE_PORT_FEATURE_BAR1_SIZE_MASK 0xf 901157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_DISABLED 0x0 902157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_64K 0x1 903206268Sdavidch#define BCE_PORT_FEATURE_BAR1_SIZE_128K 0x2 904206268Sdavidch#define BCE_PORT_FEATURE_BAR1_SIZE_256K 0x3 905206268Sdavidch#define BCE_PORT_FEATURE_BAR1_SIZE_512K 0x4 906157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_1M 0x5 907157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_2M 0x6 908157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_4M 0x7 909157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_8M 0x8 910157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_16M 0x9 911157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_32M 0xa 912157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_64M 0xb 913206268Sdavidch#define BCE_PORT_FEATURE_BAR1_SIZE_128M 0xc 914206268Sdavidch#define BCE_PORT_FEATURE_BAR1_SIZE_256M 0xd 915206268Sdavidch#define BCE_PORT_FEATURE_BAR1_SIZE_512M 0xe 916157642Sps#define BCE_PORT_FEATURE_BAR1_SIZE_1G 0xf 917157642Sps 918157642Sps#define BCE_PORT_FEATURE_WOL 0xdc 919157642Sps#define BCE_PORT2_FEATURE_WOL 0x150 920157642Sps#define BCE_PORT_FEATURE_WOL_DEFAULT_SHIFT_BITS 4 921157642Sps#define BCE_PORT_FEATURE_WOL_DEFAULT_MASK 0x30 922157642Sps#define BCE_PORT_FEATURE_WOL_DEFAULT_DISABLE 0 923157642Sps#define BCE_PORT_FEATURE_WOL_DEFAULT_MAGIC 0x10 924157642Sps#define BCE_PORT_FEATURE_WOL_DEFAULT_ACPI 0x20 925157642Sps#define BCE_PORT_FEATURE_WOL_DEFAULT_MAGIC_AND_ACPI 0x30 926157642Sps#define BCE_PORT_FEATURE_WOL_LINK_SPEED_MASK 0xf 927157642Sps#define BCE_PORT_FEATURE_WOL_LINK_SPEED_AUTONEG 0 928157642Sps#define BCE_PORT_FEATURE_WOL_LINK_SPEED_10HALF 1 929157642Sps#define BCE_PORT_FEATURE_WOL_LINK_SPEED_10FULL 2 930206268Sdavidch#define BCE_PORT_FEATURE_WOL_LINK_SPEED_100HALF 3 931206268Sdavidch#define BCE_PORT_FEATURE_WOL_LINK_SPEED_100FULL 4 932157642Sps#define BCE_PORT_FEATURE_WOL_LINK_SPEED_1000HALF 5 933157642Sps#define BCE_PORT_FEATURE_WOL_LINK_SPEED_1000FULL 6 934157642Sps#define BCE_PORT_FEATURE_WOL_AUTONEG_ADVERTISE_1000 0x40 935206268Sdavidch#define BCE_PORT_FEATURE_WOL_RESERVED_PAUSE_CAP 0x400 936157642Sps#define BCE_PORT_FEATURE_WOL_RESERVED_ASYM_PAUSE_CAP 0x800 937157642Sps 938157642Sps#define BCE_PORT_FEATURE_MBA 0xe0 939157642Sps#define BCE_PORT2_FEATURE_MBA 0x154 940157642Sps#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_SHIFT_BITS 0 941157642Sps#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_MASK 0x3 942157642Sps#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_PXE 0 943157642Sps#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_RPL 1 944157642Sps#define BCE_PORT_FEATURE_MBA_BOOT_AGENT_TYPE_BOOTP 2 945157642Sps#define BCE_PORT_FEATURE_MBA_LINK_SPEED_SHIFT_BITS 2 946157642Sps#define BCE_PORT_FEATURE_MBA_LINK_SPEED_MASK 0x3c 947157642Sps#define BCE_PORT_FEATURE_MBA_LINK_SPEED_AUTONEG 0 948157642Sps#define BCE_PORT_FEATURE_MBA_LINK_SPEED_10HALF 0x4 949157642Sps#define BCE_PORT_FEATURE_MBA_LINK_SPEED_10FULL 0x8 950157642Sps#define BCE_PORT_FEATURE_MBA_LINK_SPEED_100HALF 0xc 951157642Sps#define BCE_PORT_FEATURE_MBA_LINK_SPEED_100FULL 0x10 952206268Sdavidch#define BCE_PORT_FEATURE_MBA_LINK_SPEED_1000HALF 0x14 953206268Sdavidch#define BCE_PORT_FEATURE_MBA_LINK_SPEED_1000FULL 0x18 954206268Sdavidch#define BCE_PORT_FEATURE_MBA_SETUP_PROMPT_ENABLE 0x40 955157642Sps#define BCE_PORT_FEATURE_MBA_HOTKEY_CTRL_S 0 956157642Sps#define BCE_PORT_FEATURE_MBA_HOTKEY_CTRL_B 0x80 957157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_SHIFT_BITS 8 958157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_MASK 0xff00 959157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_DISABLED 0 960157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_1K 0x100 961157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_2K 0x200 962157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_4K 0x300 963157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_8K 0x400 964157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_16K 0x500 965157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_32K 0x600 966157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_64K 0x700 967157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_128K 0x800 968157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_256K 0x900 969157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_512K 0xa00 970157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_1M 0xb00 971157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_2M 0xc00 972157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_4M 0xd00 973157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_8M 0xe00 974157642Sps#define BCE_PORT_FEATURE_MBA_EXP_ROM_SIZE_16M 0xf00 975157642Sps#define BCE_PORT_FEATURE_MBA_MSG_TIMEOUT_SHIFT_BITS 16 976157642Sps#define BCE_PORT_FEATURE_MBA_MSG_TIMEOUT_MASK 0xf0000 977157642Sps#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_SHIFT_BITS 20 978157642Sps#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_MASK 0x300000 979157642Sps#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_AUTO 0 980157642Sps#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_BBS 0x100000 981157642Sps#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT18H 0x200000 982157642Sps#define BCE_PORT_FEATURE_MBA_BIOS_BOOTSTRAP_INT19H 0x300000 983157642Sps 984157642Sps#define BCE_PORT_FEATURE_IMD 0xe4 985157642Sps#define BCE_PORT2_FEATURE_IMD 0x158 986157642Sps#define BCE_PORT_FEATURE_IMD_LINK_OVERRIDE_DEFAULT 0 987157642Sps#define BCE_PORT_FEATURE_IMD_LINK_OVERRIDE_ENABLE 1 988157642Sps 989157642Sps#define BCE_PORT_FEATURE_VLAN 0xe8 990157642Sps#define BCE_PORT2_FEATURE_VLAN 0x15c 991157642Sps#define BCE_PORT_FEATURE_MBA_VLAN_TAG_MASK 0xffff 992157642Sps#define BCE_PORT_FEATURE_MBA_VLAN_ENABLE 0x10000 993157642Sps 994206268Sdavidch#define BCE_MFW_VER_PTR 0x00000014c 995194781Sdavidch 996206268Sdavidch#define BCE_BC_STATE_RESET_TYPE 0x000001c0 997157642Sps#define BCE_BC_STATE_RESET_TYPE_SIG 0x00005254 998157642Sps#define BCE_BC_STATE_RESET_TYPE_SIG_MASK 0x0000ffff 999157642Sps 1000206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_NONE \ 1001206268Sdavidch (BCE_BC_STATE_RESET_TYPE_SIG | 0x00010000) 1002206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_PCI \ 1003206268Sdavidch (BCE_BC_STATE_RESET_TYPE_SIG | 0x00020000) 1004206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_VAUX \ 1005206268Sdavidch (BCE_BC_STATE_RESET_TYPE_SIG | 0x00030000) 1006206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_DRV_MASK DRV_MSG_CODE 1007206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_DRV_RESET \ 1008206268Sdavidch (BCE_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_RESET) 1009206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_DRV_UNLOAD \ 1010206268Sdavidch (BCE_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_UNLOAD) 1011206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_DRV_SHUTDOWN \ 1012206268Sdavidch (BCE_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_SHUTDOWN) 1013206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_DRV_WOL \ 1014206268Sdavidch (BCE_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_WOL) 1015206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_DRV_DIAG \ 1016206268Sdavidch (BCE_BC_STATE_RESET_TYPE_SIG | DRV_MSG_CODE_DIAG) 1017206268Sdavidch#define BCE_BC_STATE_RESET_TYPE_VALUE(msg) \ 1018206268Sdavidch (BCE_BC_STATE_RESET_TYPE_SIG | (msg)) 1019157642Sps 1020206268Sdavidch#define BCE_BC_RESET_TYPE 0x000001c0 1021206268Sdavidch 1022206268Sdavidch#define BCE_BC_STATE 0x000001c4 1023170810Sdavidch#define BCE_BC_STATE_ERR_MASK 0x0000ff00 1024206268Sdavidch#define BCE_BC_STATE_SIGN 0x42530000 1025170810Sdavidch#define BCE_BC_STATE_SIGN_MASK 0xffff0000 1026170810Sdavidch#define BCE_BC_STATE_BC1_START (BCE_BC_STATE_SIGN | 0x1) 1027170810Sdavidch#define BCE_BC_STATE_GET_NVM_CFG1 (BCE_BC_STATE_SIGN | 0x2) 1028170810Sdavidch#define BCE_BC_STATE_PROG_BAR (BCE_BC_STATE_SIGN | 0x3) 1029170810Sdavidch#define BCE_BC_STATE_INIT_VID (BCE_BC_STATE_SIGN | 0x4) 1030170810Sdavidch#define BCE_BC_STATE_GET_NVM_CFG2 (BCE_BC_STATE_SIGN | 0x5) 1031170810Sdavidch#define BCE_BC_STATE_APPLY_WKARND (BCE_BC_STATE_SIGN | 0x6) 1032170810Sdavidch#define BCE_BC_STATE_LOAD_BC2 (BCE_BC_STATE_SIGN | 0x7) 1033170810Sdavidch#define BCE_BC_STATE_GOING_BC2 (BCE_BC_STATE_SIGN | 0x8) 1034170810Sdavidch#define BCE_BC_STATE_GOING_DIAG (BCE_BC_STATE_SIGN | 0x9) 1035170810Sdavidch#define BCE_BC_STATE_RT_FINAL_INIT (BCE_BC_STATE_SIGN | 0x81) 1036170810Sdavidch#define BCE_BC_STATE_RT_WKARND (BCE_BC_STATE_SIGN | 0x82) 1037170810Sdavidch#define BCE_BC_STATE_RT_DRV_PULSE (BCE_BC_STATE_SIGN | 0x83) 1038170810Sdavidch#define BCE_BC_STATE_RT_FIOEVTS (BCE_BC_STATE_SIGN | 0x84) 1039170810Sdavidch#define BCE_BC_STATE_RT_DRV_CMD (BCE_BC_STATE_SIGN | 0x85) 1040170810Sdavidch#define BCE_BC_STATE_RT_LOW_POWER (BCE_BC_STATE_SIGN | 0x86) 1041170810Sdavidch#define BCE_BC_STATE_RT_SET_WOL (BCE_BC_STATE_SIGN | 0x87) 1042170810Sdavidch#define BCE_BC_STATE_RT_OTHER_FW (BCE_BC_STATE_SIGN | 0x88) 1043170810Sdavidch#define BCE_BC_STATE_RT_GOING_D3 (BCE_BC_STATE_SIGN | 0x89) 1044206268Sdavidch#define BCE_BC_STATE_ERR_BAD_VERSION (BCE_BC_STATE_SIGN | 0x0100) 1045206268Sdavidch#define BCE_BC_STATE_ERR_BAD_BC2_CRC (BCE_BC_STATE_SIGN | 0x0200) 1046170810Sdavidch#define BCE_BC_STATE_ERR_BC1_LOOP (BCE_BC_STATE_SIGN | 0x0300) 1047206268Sdavidch#define BCE_BC_STATE_ERR_UNKNOWN_CMD (BCE_BC_STATE_SIGN | 0x0400) 1048170810Sdavidch#define BCE_BC_STATE_ERR_DRV_DEAD (BCE_BC_STATE_SIGN | 0x0500) 1049170810Sdavidch#define BCE_BC_STATE_ERR_NO_RXP (BCE_BC_STATE_SIGN | 0x0600) 1050206268Sdavidch#define BCE_BC_STATE_ERR_TOO_MANY_RBUF (BCE_BC_STATE_SIGN | 0x0700) 1051157642Sps 1052206268Sdavidch#define BCE_BC_STATE_CONDITION 0x000001c8 1053206268Sdavidch#define BCE_CONDITION_INIT_POR 0x00000001 1054206268Sdavidch#define BCE_CONDITION_INIT_VAUX_AVAIL 0x00000002 1055206268Sdavidch#define BCE_CONDITION_INIT_PCI_AVAIL 0x00000004 1056206268Sdavidch#define BCE_CONDITION_INIT_PCI_RESET 0x00000008 1057206268Sdavidch#define BCE_CONDITION_INIT_HD_RESET 0x00000010 /* 5709/16 only */ 1058206268Sdavidch#define BCE_CONDITION_DRV_PRESENT 0x00000100 1059206268Sdavidch#define BCE_CONDITION_LOW_POWER_LINK 0x00000200 1060206268Sdavidch#define BCE_CONDITION_CORE_RST_OCCURRED 0x00000400 /* 5709/16 only */ 1061206268Sdavidch#define BCE_CONDITION_UNUSED 0x00000800 1062206268Sdavidch#define BCE_CONDITION_BUSY_EXPROM 0x00001000 /* 5706/08 only */ 1063206268Sdavidch 1064206268Sdavidch#define BCE_CONDITION_MFW_RUN_UNKNOWN 0x00000000 1065206268Sdavidch#define BCE_CONDITION_MFW_RUN_IPMI 0x00002000 1066206268Sdavidch#define BCE_CONDITION_MFW_RUN_UMP 0x00004000 1067206268Sdavidch#define BCE_CONDITION_MFW_RUN_NCSI 0x00006000 1068194781Sdavidch#define BCE_CONDITION_MFW_RUN_NONE 0x0000e000 1069194781Sdavidch#define BCE_CONDITION_MFW_RUN_MASK 0x0000e000 1070170810Sdavidch 1071206268Sdavidch/* 5709/16 only */ 1072206268Sdavidch#define BCE_CONDITION_PM_STATE_MASK 0x00030000 1073206268Sdavidch#define BCE_CONDITION_PM_STATE_FULL 0x00030000 1074206268Sdavidch#define BCE_CONDITION_PM_STATE_PREP 0x00020000 1075206268Sdavidch#define BCE_CONDITION_PM_STATE_UNPREP 0x00010000 1076206268Sdavidch#define BCE_CONDITION_PM_RESERVED 0x00000000 1077206268Sdavidch 1078206268Sdavidch/* 5709/16 only */ 1079206268Sdavidch#define BCE_CONDITION_RXMODE_KEEP_VLAN 0x00040000 1080206268Sdavidch#define BCE_CONDITION_DRV_WOL_ENABLED 0x00080000 1081206268Sdavidch#define BCE_CONDITION_PORT_DISABLED 0x00100000 1082206268Sdavidch#define BCE_CONDITION_DRV_MAYBE_OUT 0x00200000 1083206268Sdavidch#define BCE_CONDITION_DPFW_DEAD 0x00400000 1084206268Sdavidch 1085206268Sdavidch#define BCE_BC_STATE_DEBUG_CMD 0x000001dc 1086206268Sdavidch#define BCE_BC_STATE_BC_DBG_CMD_SIGNATURE 0x42440000 1087170810Sdavidch#define BCE_BC_STATE_BC_DBG_CMD_SIGNATURE_MASK 0xffff0000 1088170810Sdavidch#define BCE_BC_STATE_BC_DBG_CMD_LOOP_CNT_MASK 0xffff 1089170810Sdavidch#define BCE_BC_STATE_BC_DBG_CMD_LOOP_INFINITE 0xffff 1090170810Sdavidch 1091235818Syongari#define BCE_FW_EVT_CODE_MB 0x00000354 1092235818Syongari#define BCE_FW_EVT_CODE_SW_TIMER_EXPIRE_EVENT 0x00000000 1093235818Syongari#define BCE_FW_EVT_CODE_LINK_EVENT 0x00000001 1094235818Syongari 1095235818Syongari#define BCE_DRV_ACK_CAP_MB 0x00000364 1096235818Syongari#define BCE_DRV_ACK_CAP_SIGNATURE_MAGIC 0x35450000 1097235818Syongari 1098235818Syongari#define BCE_FW_CAP_MB 0x00000368 1099235818Syongari#define BCE_FW_CAP_SIGNATURE_MAGIC 0xaa550000 1100235818Syongari#define BCE_FW_ACK_SIGNATURE_MAGIC 0x52500000 1101235818Syongari#define BCE_FW_CAP_SIGNATURE_MAGIC_MASK 0xffff0000 1102235818Syongari#define BCE_FW_CAP_REMOTE_PHY_CAP 0x00000001 1103235818Syongari#define BCE_FW_CAP_REMOTE_PHY_PRESENT 0x00000002 1104235818Syongari#define BCE_FW_CAP_MFW_KEEP_VLAN 0x00000008 1105235818Syongari#define BCE_FW_CAP_BC_KEEP_VLAN 0x00000010 1106235818Syongari 1107235818Syongari#define BCE_RPHY_SERDES_LINK 0x00000374 1108235818Syongari 1109235818Syongari#define BCE_RPHY_COPPER_LINK 0x00000378 1110235818Syongari 1111157642Sps#define HOST_VIEW_SHMEM_BASE 0x167c00 1112157642Sps 1113157642Sps/* 1114157642Sps * PCI registers defined in the PCI 2.2 spec. 1115157642Sps */ 1116157642Sps#define BCE_PCI_PCIX_CMD 0x42 1117157642Sps 1118157642Sps 1119157642Sps/****************************************************************************/ 1120157642Sps/* Convenience definitions. */ 1121157642Sps/****************************************************************************/ 1122206268Sdavidch#define BCE_PRINTF(fmt, args...) \ 1123206268Sdavidch device_printf(sc->bce_dev, fmt, ##args) 1124157642Sps 1125206268Sdavidch#define BCE_LOCK_INIT(_sc, _name) \ 1126206268Sdavidch mtx_init(&(_sc)->bce_mtx, _name, MTX_NETWORK_LOCK, MTX_DEF) 1127206268Sdavidch#define BCE_LOCK(_sc) mtx_lock(&(_sc)->bce_mtx) 1128157642Sps#define BCE_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->bce_mtx, MA_OWNED) 1129206268Sdavidch#define BCE_UNLOCK(_sc) mtx_unlock(&(_sc)->bce_mtx) 1130157642Sps#define BCE_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->bce_mtx) 1131157642Sps 1132179771Sdavidch#ifdef BCE_DEBUG 1133206268Sdavidch#define REG_WR(sc, offset, val) bce_reg_wr(sc, offset, val) 1134206268Sdavidch#define REG_WR16(sc, offset, val) bce_reg_wr16(sc, offset, val) 1135206268Sdavidch#define REG_RD(sc, offset) bce_reg_rd(sc, offset) 1136179771Sdavidch#else 1137206268Sdavidch#define REG_WR(sc, offset, val) \ 1138206268Sdavidch bus_space_write_4(sc->bce_btag, sc->bce_bhandle, offset, val) 1139206268Sdavidch#define REG_WR16(sc, offset, val) \ 1140206268Sdavidch bus_space_write_2(sc->bce_btag, sc->bce_bhandle, offset, val) 1141206268Sdavidch#define REG_RD(sc, offset) \ 1142206268Sdavidch bus_space_read_4(sc->bce_btag, sc->bce_bhandle, offset) 1143179771Sdavidch#endif 1144179771Sdavidch 1145206268Sdavidch#define REG_RD_IND(sc, offset) bce_reg_rd_ind(sc, offset) 1146206268Sdavidch#define REG_WR_IND(sc, offset, val) bce_reg_wr_ind(sc, offset, val) 1147206268Sdavidch#define CTX_WR(sc, cid_addr, offset, val)bce_ctx_wr(sc, cid_addr, offset, val) 1148206268Sdavidch#define CTX_RD(sc, cid_addr, offset) bce_ctx_rd(sc, cid_addr, offset) 1149157642Sps 1150206268Sdavidch#define BCE_SETBIT(sc, reg, x) \ 1151206268Sdavidch REG_WR(sc, reg, (REG_RD(sc, reg) | (x))) 1152206268Sdavidch#define BCE_CLRBIT(sc, reg, x) \ 1153206268Sdavidch REG_WR(sc, reg, (REG_RD(sc, reg) & ~(x))) 1154206268Sdavidch#define PCI_SETBIT(dev, reg, x, s) \ 1155206268Sdavidch pci_write_config(dev, reg, (pci_read_config(dev, reg, s) | (x)), s) 1156206268Sdavidch#define PCI_CLRBIT(dev, reg, x, s) \ 1157206268Sdavidch pci_write_config(dev, reg, (pci_read_config(dev, reg, s) & ~(x)), s) 1158206268Sdavidch 1159206268Sdavidch#define BCE_STATS(x) (u_long) stats->stat_ ## x ## _lo 1160206268Sdavidch 1161157642Sps#if (BUS_SPACE_MAXADDR > 0xFFFFFFFF) 1162206268Sdavidch#define BCE_ADDR_LO(y) ((u64) (y) & 0xFFFFFFFF) 1163206268Sdavidch#define BCE_ADDR_HI(y) ((u64) (y) >> 32) 1164157642Sps#else 1165206268Sdavidch#define BCE_ADDR_LO(y) ((u32)y) 1166206268Sdavidch#define BCE_ADDR_HI(y) (0) 1167157642Sps#endif 1168157642Sps 1169157642Sps 1170157642Sps/****************************************************************************/ 1171157642Sps/* Do not modify any of the following data structures, they are generated */ 1172157642Sps/* from RTL code. */ 1173157642Sps/* */ 1174157642Sps/* Begin machine generated definitions. */ 1175157642Sps/****************************************************************************/ 1176157642Sps 1177157642Sps/* 1178157642Sps * tx_bd definition 1179157642Sps */ 1180157642Spsstruct tx_bd { 1181157642Sps u32 tx_bd_haddr_hi; 1182157642Sps u32 tx_bd_haddr_lo; 1183157642Sps u32 tx_bd_mss_nbytes; 1184164329Sscottl u16 tx_bd_flags; 1185218423Sdavidch#define TX_BD_FLAGS_CONN_FAULT (1<<0) 1186218423Sdavidch#define TX_BD_FLAGS_TCP_UDP_CKSUM (1<<1) 1187218423Sdavidch#define TX_BD_FLAGS_IP_CKSUM (1<<2) 1188218423Sdavidch#define TX_BD_FLAGS_VLAN_TAG (1<<3) 1189218423Sdavidch#define TX_BD_FLAGS_COAL_NOW (1<<4) 1190218423Sdavidch#define TX_BD_FLAGS_DONT_GEN_CRC (1<<5) 1191218423Sdavidch#define TX_BD_FLAGS_END (1<<6) 1192218423Sdavidch#define TX_BD_FLAGS_START (1<<7) 1193218423Sdavidch#define TX_BD_FLAGS_SW_OPTION_WORD (0x1f<<8) 1194218423Sdavidch#define TX_BD_FLAGS_SW_FLAGS (1<<13) 1195218423Sdavidch#define TX_BD_FLAGS_SW_SNAP (1<<14) 1196218423Sdavidch#define TX_BD_FLAGS_SW_LSO (1<<15) 1197164329Sscottl u16 tx_bd_vlan_tag; 1198157642Sps}; 1199157642Sps 1200157642Sps 1201157642Sps/* 1202157642Sps * rx_bd definition 1203157642Sps */ 1204157642Spsstruct rx_bd { 1205157642Sps u32 rx_bd_haddr_hi; 1206157642Sps u32 rx_bd_haddr_lo; 1207157642Sps u32 rx_bd_len; 1208157642Sps u32 rx_bd_flags; 1209218423Sdavidch#define RX_BD_FLAGS_NOPUSH (1<<0) 1210218423Sdavidch#define RX_BD_FLAGS_DUMMY (1<<1) 1211218423Sdavidch#define RX_BD_FLAGS_END (1<<2) 1212218423Sdavidch#define RX_BD_FLAGS_START (1<<3) 1213157642Sps}; 1214157642Sps 1215157642Sps 1216157642Sps/* 1217157642Sps * status_block definition 1218157642Sps */ 1219157642Spsstruct status_block { 1220157642Sps u32 status_attn_bits; 1221157642Sps #define STATUS_ATTN_BITS_LINK_STATE (1L<<0) 1222157642Sps #define STATUS_ATTN_BITS_TX_SCHEDULER_ABORT (1L<<1) 1223157642Sps #define STATUS_ATTN_BITS_TX_BD_READ_ABORT (1L<<2) 1224157642Sps #define STATUS_ATTN_BITS_TX_BD_CACHE_ABORT (1L<<3) 1225157642Sps #define STATUS_ATTN_BITS_TX_PROCESSOR_ABORT (1L<<4) 1226157642Sps #define STATUS_ATTN_BITS_TX_DMA_ABORT (1L<<5) 1227157642Sps #define STATUS_ATTN_BITS_TX_PATCHUP_ABORT (1L<<6) 1228157642Sps #define STATUS_ATTN_BITS_TX_ASSEMBLER_ABORT (1L<<7) 1229157642Sps #define STATUS_ATTN_BITS_RX_PARSER_MAC_ABORT (1L<<8) 1230206268Sdavidch #define STATUS_ATTN_BITS_RX_PARSER_CATCHUP_ABORT (1L<<9) 1231157642Sps #define STATUS_ATTN_BITS_RX_MBUF_ABORT (1L<<10) 1232157642Sps #define STATUS_ATTN_BITS_RX_LOOKUP_ABORT (1L<<11) 1233157642Sps #define STATUS_ATTN_BITS_RX_PROCESSOR_ABORT (1L<<12) 1234157642Sps #define STATUS_ATTN_BITS_RX_V2P_ABORT (1L<<13) 1235157642Sps #define STATUS_ATTN_BITS_RX_BD_CACHE_ABORT (1L<<14) 1236157642Sps #define STATUS_ATTN_BITS_RX_DMA_ABORT (1L<<15) 1237157642Sps #define STATUS_ATTN_BITS_COMPLETION_ABORT (1L<<16) 1238157642Sps #define STATUS_ATTN_BITS_HOST_COALESCE_ABORT (1L<<17) 1239157642Sps #define STATUS_ATTN_BITS_MAILBOX_QUEUE_ABORT (1L<<18) 1240157642Sps #define STATUS_ATTN_BITS_CONTEXT_ABORT (1L<<19) 1241157642Sps #define STATUS_ATTN_BITS_CMD_SCHEDULER_ABORT (1L<<20) 1242157642Sps #define STATUS_ATTN_BITS_CMD_PROCESSOR_ABORT (1L<<21) 1243157642Sps #define STATUS_ATTN_BITS_MGMT_PROCESSOR_ABORT (1L<<22) 1244157642Sps #define STATUS_ATTN_BITS_MAC_ABORT (1L<<23) 1245157642Sps #define STATUS_ATTN_BITS_TIMER_ABORT (1L<<24) 1246157642Sps #define STATUS_ATTN_BITS_DMAE_ABORT (1L<<25) 1247157642Sps #define STATUS_ATTN_BITS_FLSH_ABORT (1L<<26) 1248157642Sps #define STATUS_ATTN_BITS_GRC_ABORT (1L<<27) 1249157642Sps #define STATUS_ATTN_BITS_PARITY_ERROR (1L<<31) 1250157642Sps 1251157642Sps u32 status_attn_bits_ack; 1252157642Sps#if defined(__BIG_ENDIAN) 1253157642Sps u16 status_tx_quick_consumer_index0; 1254157642Sps u16 status_tx_quick_consumer_index1; 1255157642Sps u16 status_tx_quick_consumer_index2; 1256157642Sps u16 status_tx_quick_consumer_index3; 1257157642Sps u16 status_rx_quick_consumer_index0; 1258157642Sps u16 status_rx_quick_consumer_index1; 1259157642Sps u16 status_rx_quick_consumer_index2; 1260157642Sps u16 status_rx_quick_consumer_index3; 1261157642Sps u16 status_rx_quick_consumer_index4; 1262157642Sps u16 status_rx_quick_consumer_index5; 1263157642Sps u16 status_rx_quick_consumer_index6; 1264157642Sps u16 status_rx_quick_consumer_index7; 1265157642Sps u16 status_rx_quick_consumer_index8; 1266157642Sps u16 status_rx_quick_consumer_index9; 1267157642Sps u16 status_rx_quick_consumer_index10; 1268157642Sps u16 status_rx_quick_consumer_index11; 1269157642Sps u16 status_rx_quick_consumer_index12; 1270157642Sps u16 status_rx_quick_consumer_index13; 1271157642Sps u16 status_rx_quick_consumer_index14; 1272157642Sps u16 status_rx_quick_consumer_index15; 1273157642Sps u16 status_completion_producer_index; 1274157642Sps u16 status_cmd_consumer_index; 1275157642Sps u16 status_idx; 1276157642Sps u16 status_unused; 1277157642Sps#elif defined(__LITTLE_ENDIAN) 1278157642Sps u16 status_tx_quick_consumer_index1; 1279157642Sps u16 status_tx_quick_consumer_index0; 1280157642Sps u16 status_tx_quick_consumer_index3; 1281157642Sps u16 status_tx_quick_consumer_index2; 1282157642Sps u16 status_rx_quick_consumer_index1; 1283157642Sps u16 status_rx_quick_consumer_index0; 1284157642Sps u16 status_rx_quick_consumer_index3; 1285157642Sps u16 status_rx_quick_consumer_index2; 1286157642Sps u16 status_rx_quick_consumer_index5; 1287157642Sps u16 status_rx_quick_consumer_index4; 1288157642Sps u16 status_rx_quick_consumer_index7; 1289157642Sps u16 status_rx_quick_consumer_index6; 1290157642Sps u16 status_rx_quick_consumer_index9; 1291157642Sps u16 status_rx_quick_consumer_index8; 1292157642Sps u16 status_rx_quick_consumer_index11; 1293157642Sps u16 status_rx_quick_consumer_index10; 1294157642Sps u16 status_rx_quick_consumer_index13; 1295157642Sps u16 status_rx_quick_consumer_index12; 1296157642Sps u16 status_rx_quick_consumer_index15; 1297157642Sps u16 status_rx_quick_consumer_index14; 1298157642Sps u16 status_cmd_consumer_index; 1299157642Sps u16 status_completion_producer_index; 1300157642Sps u16 status_unused; 1301157642Sps u16 status_idx; 1302157642Sps#endif 1303157642Sps}; 1304157642Sps 1305157642Sps 1306157642Sps/* 1307157642Sps * statistics_block definition 1308157642Sps */ 1309157642Spsstruct statistics_block { 1310157642Sps u32 stat_IfHCInOctets_hi; 1311157642Sps u32 stat_IfHCInOctets_lo; 1312157642Sps u32 stat_IfHCInBadOctets_hi; 1313157642Sps u32 stat_IfHCInBadOctets_lo; 1314157642Sps u32 stat_IfHCOutOctets_hi; 1315157642Sps u32 stat_IfHCOutOctets_lo; 1316157642Sps u32 stat_IfHCOutBadOctets_hi; 1317157642Sps u32 stat_IfHCOutBadOctets_lo; 1318157642Sps u32 stat_IfHCInUcastPkts_hi; 1319157642Sps u32 stat_IfHCInUcastPkts_lo; 1320157642Sps u32 stat_IfHCInMulticastPkts_hi; 1321157642Sps u32 stat_IfHCInMulticastPkts_lo; 1322157642Sps u32 stat_IfHCInBroadcastPkts_hi; 1323157642Sps u32 stat_IfHCInBroadcastPkts_lo; 1324157642Sps u32 stat_IfHCOutUcastPkts_hi; 1325157642Sps u32 stat_IfHCOutUcastPkts_lo; 1326157642Sps u32 stat_IfHCOutMulticastPkts_hi; 1327157642Sps u32 stat_IfHCOutMulticastPkts_lo; 1328157642Sps u32 stat_IfHCOutBroadcastPkts_hi; 1329157642Sps u32 stat_IfHCOutBroadcastPkts_lo; 1330157642Sps u32 stat_emac_tx_stat_dot3statsinternalmactransmiterrors; 1331157642Sps u32 stat_Dot3StatsCarrierSenseErrors; 1332157642Sps u32 stat_Dot3StatsFCSErrors; 1333157642Sps u32 stat_Dot3StatsAlignmentErrors; 1334157642Sps u32 stat_Dot3StatsSingleCollisionFrames; 1335157642Sps u32 stat_Dot3StatsMultipleCollisionFrames; 1336157642Sps u32 stat_Dot3StatsDeferredTransmissions; 1337157642Sps u32 stat_Dot3StatsExcessiveCollisions; 1338157642Sps u32 stat_Dot3StatsLateCollisions; 1339157642Sps u32 stat_EtherStatsCollisions; 1340157642Sps u32 stat_EtherStatsFragments; 1341157642Sps u32 stat_EtherStatsJabbers; 1342157642Sps u32 stat_EtherStatsUndersizePkts; 1343189325Sdavidch u32 stat_EtherStatsOversizePkts; 1344157642Sps u32 stat_EtherStatsPktsRx64Octets; 1345157642Sps u32 stat_EtherStatsPktsRx65Octetsto127Octets; 1346157642Sps u32 stat_EtherStatsPktsRx128Octetsto255Octets; 1347157642Sps u32 stat_EtherStatsPktsRx256Octetsto511Octets; 1348157642Sps u32 stat_EtherStatsPktsRx512Octetsto1023Octets; 1349157642Sps u32 stat_EtherStatsPktsRx1024Octetsto1522Octets; 1350157642Sps u32 stat_EtherStatsPktsRx1523Octetsto9022Octets; 1351157642Sps u32 stat_EtherStatsPktsTx64Octets; 1352157642Sps u32 stat_EtherStatsPktsTx65Octetsto127Octets; 1353157642Sps u32 stat_EtherStatsPktsTx128Octetsto255Octets; 1354157642Sps u32 stat_EtherStatsPktsTx256Octetsto511Octets; 1355157642Sps u32 stat_EtherStatsPktsTx512Octetsto1023Octets; 1356157642Sps u32 stat_EtherStatsPktsTx1024Octetsto1522Octets; 1357157642Sps u32 stat_EtherStatsPktsTx1523Octetsto9022Octets; 1358157642Sps u32 stat_XonPauseFramesReceived; 1359157642Sps u32 stat_XoffPauseFramesReceived; 1360157642Sps u32 stat_OutXonSent; 1361157642Sps u32 stat_OutXoffSent; 1362157642Sps u32 stat_FlowControlDone; 1363157642Sps u32 stat_MacControlFramesReceived; 1364157642Sps u32 stat_XoffStateEntered; 1365157642Sps u32 stat_IfInFramesL2FilterDiscards; 1366157642Sps u32 stat_IfInRuleCheckerDiscards; 1367157642Sps u32 stat_IfInFTQDiscards; 1368157642Sps u32 stat_IfInMBUFDiscards; 1369157642Sps u32 stat_IfInRuleCheckerP4Hit; 1370157642Sps u32 stat_CatchupInRuleCheckerDiscards; 1371157642Sps u32 stat_CatchupInFTQDiscards; 1372157642Sps u32 stat_CatchupInMBUFDiscards; 1373157642Sps u32 stat_CatchupInRuleCheckerP4Hit; 1374157642Sps u32 stat_GenStat00; 1375157642Sps u32 stat_GenStat01; 1376157642Sps u32 stat_GenStat02; 1377157642Sps u32 stat_GenStat03; 1378157642Sps u32 stat_GenStat04; 1379157642Sps u32 stat_GenStat05; 1380157642Sps u32 stat_GenStat06; 1381157642Sps u32 stat_GenStat07; 1382157642Sps u32 stat_GenStat08; 1383157642Sps u32 stat_GenStat09; 1384157642Sps u32 stat_GenStat10; 1385157642Sps u32 stat_GenStat11; 1386157642Sps u32 stat_GenStat12; 1387157642Sps u32 stat_GenStat13; 1388157642Sps u32 stat_GenStat14; 1389157642Sps u32 stat_GenStat15; 1390157642Sps}; 1391157642Sps 1392157642Sps 1393157642Sps/* 1394157642Sps * l2_fhdr definition 1395157642Sps */ 1396157642Spsstruct l2_fhdr { 1397157642Sps u32 l2_fhdr_status; 1398157642Sps #define L2_FHDR_STATUS_RULE_CLASS (0x7<<0) 1399157642Sps #define L2_FHDR_STATUS_RULE_P2 (1<<3) 1400157642Sps #define L2_FHDR_STATUS_RULE_P3 (1<<4) 1401157642Sps #define L2_FHDR_STATUS_RULE_P4 (1<<5) 1402157642Sps #define L2_FHDR_STATUS_L2_VLAN_TAG (1<<6) 1403157642Sps #define L2_FHDR_STATUS_L2_LLC_SNAP (1<<7) 1404157642Sps #define L2_FHDR_STATUS_RSS_HASH (1<<8) 1405157642Sps #define L2_FHDR_STATUS_IP_DATAGRAM (1<<13) 1406157642Sps #define L2_FHDR_STATUS_TCP_SEGMENT (1<<14) 1407157642Sps #define L2_FHDR_STATUS_UDP_DATAGRAM (1<<15) 1408157642Sps 1409178132Sdavidch #define L2_FHDR_STATUS_SPLIT (1<<16) 1410157642Sps #define L2_FHDR_ERRORS_BAD_CRC (1<<17) 1411157642Sps #define L2_FHDR_ERRORS_PHY_DECODE (1<<18) 1412157642Sps #define L2_FHDR_ERRORS_ALIGNMENT (1<<19) 1413157642Sps #define L2_FHDR_ERRORS_TOO_SHORT (1<<20) 1414157642Sps #define L2_FHDR_ERRORS_GIANT_FRAME (1<<21) 1415218423Sdavidch #define L2_FHDR_ERRORS_IPV4_BAD_LEN (1<<22) 1416157642Sps #define L2_FHDR_ERRORS_TCP_XSUM (1<<28) 1417157642Sps #define L2_FHDR_ERRORS_UDP_XSUM (1<<31) 1418157642Sps 1419157642Sps u32 l2_fhdr_hash; 1420157642Sps#if defined(__BIG_ENDIAN) 1421157642Sps u16 l2_fhdr_pkt_len; 1422157642Sps u16 l2_fhdr_vlan_tag; 1423157642Sps u16 l2_fhdr_ip_xsum; 1424157642Sps u16 l2_fhdr_tcp_udp_xsum; 1425157642Sps#elif defined(__LITTLE_ENDIAN) 1426157642Sps u16 l2_fhdr_vlan_tag; 1427157642Sps u16 l2_fhdr_pkt_len; 1428157642Sps u16 l2_fhdr_tcp_udp_xsum; 1429157642Sps u16 l2_fhdr_ip_xsum; 1430157642Sps#endif 1431157642Sps}; 1432157642Sps 1433178132Sdavidch#define BCE_L2FHDR_PRINTFB \ 1434218423Sdavidch "\20" \ 1435206268Sdavidch "\40UDP_XSUM_ERR" \ 1436218423Sdavidch "\37b30" \ 1437218423Sdavidch "\36b29" \ 1438206268Sdavidch "\35TCP_XSUM_ERR" \ 1439218423Sdavidch "\34b27" \ 1440218423Sdavidch "\33b26" \ 1441218423Sdavidch "\32b25" \ 1442218423Sdavidch "\31b24" \ 1443218423Sdavidch "\30b23" \ 1444218423Sdavidch "\27IPv4_BAL_LEN" \ 1445206268Sdavidch "\26GIANT_ERR" \ 1446206268Sdavidch "\25SHORT_ERR" \ 1447206268Sdavidch "\24ALIGN_ERR" \ 1448206268Sdavidch "\23PHY_ERR" \ 1449206268Sdavidch "\22CRC_ERR" \ 1450218423Sdavidch "\21SPLIT" \ 1451218423Sdavidch "\20UDP" \ 1452218423Sdavidch "\17TCP" \ 1453218423Sdavidch "\16IP" \ 1454218423Sdavidch "\15SORT_b3" \ 1455218423Sdavidch "\14SORT_b2" \ 1456218423Sdavidch "\13SORT_b1" \ 1457218423Sdavidch "\12SORT_b0" \ 1458218423Sdavidch "\11RSS" \ 1459218423Sdavidch "\10SNAP" \ 1460218423Sdavidch "\07VLAN" \ 1461218423Sdavidch "\06P4" \ 1462218423Sdavidch "\05P3" \ 1463218423Sdavidch "\04P2" \ 1464218423Sdavidch "\03RULE_b2" \ 1465218423Sdavidch "\02RULE_b1" \ 1466218423Sdavidch "\01RULE_b0" 1467157642Sps 1468178132Sdavidch 1469157642Sps/* 1470182293Sdavidch * l2_tx_context definition (5706 and 5708) 1471157642Sps */ 1472206268Sdavidch#define BCE_L2CTX_TX_TYPE 0x00000000 1473206268Sdavidch#define BCE_L2CTX_TX_TYPE_SIZE_L2 ((0xc0/0x20)<<16) 1474206268Sdavidch#define BCE_L2CTX_TX_TYPE_TYPE (0xf<<28) 1475206268Sdavidch#define BCE_L2CTX_TX_TYPE_TYPE_EMPTY (0<<28) 1476206268Sdavidch#define BCE_L2CTX_TX_TYPE_TYPE_L2 (1<<28) 1477157642Sps 1478206268Sdavidch#define BCE_L2CTX_TX_HOST_BIDX 0x00000088 1479206268Sdavidch#define BCE_L2CTX_TX_EST_NBD 0x00000088 1480206268Sdavidch#define BCE_L2CTX_TX_CMD_TYPE 0x00000088 1481206268Sdavidch#define BCE_L2CTX_TX_CMD_TYPE_TYPE (0xf<<24) 1482206268Sdavidch#define BCE_L2CTX_TX_CMD_TYPE_TYPE_L2 (0<<24) 1483206268Sdavidch#define BCE_L2CTX_TX_CMD_TYPE_TYPE_TCP (1<<24) 1484157642Sps 1485206268Sdavidch#define BCE_L2CTX_TX_HOST_BSEQ 0x00000090 1486206268Sdavidch#define BCE_L2CTX_TX_TSCH_BSEQ 0x00000094 1487206268Sdavidch#define BCE_L2CTX_TX_TBDR_BSEQ 0x00000098 1488206268Sdavidch#define BCE_L2CTX_TX_TBDR_BOFF 0x0000009c 1489206268Sdavidch#define BCE_L2CTX_TX_TBDR_BIDX 0x0000009c 1490206268Sdavidch#define BCE_L2CTX_TX_TBDR_BHADDR_HI 0x000000a0 1491206268Sdavidch#define BCE_L2CTX_TX_TBDR_BHADDR_LO 0x000000a4 1492206268Sdavidch#define BCE_L2CTX_TX_TXP_BOFF 0x000000a8 1493206268Sdavidch#define BCE_L2CTX_TX_TXP_BIDX 0x000000a8 1494206268Sdavidch#define BCE_L2CTX_TX_TXP_BSEQ 0x000000ac 1495157642Sps 1496182293Sdavidch/* 1497182293Sdavidch * l2_tx_context definition (5709 and 5716) 1498182293Sdavidch */ 1499206268Sdavidch#define BCE_L2CTX_TX_TYPE_XI 0x00000080 1500206268Sdavidch#define BCE_L2CTX_TX_TYPE_SIZE_L2_XI ((0xc0/0x20)<<16) 1501206268Sdavidch#define BCE_L2CTX_TX_TYPE_TYPE_XI (0xf<<28) 1502182293Sdavidch#define BCE_L2CTX_TX_TYPE_TYPE_EMPTY_XI (0<<28) 1503206268Sdavidch#define BCE_L2CTX_TX_TYPE_TYPE_L2_XI (1<<28) 1504206268Sdavidch 1505206268Sdavidch#define BCE_L2CTX_TX_CMD_TYPE_XI 0x00000240 1506206268Sdavidch#define BCE_L2CTX_TX_CMD_TYPE_TYPE_XI (0xf<<24) 1507182293Sdavidch#define BCE_L2CTX_TX_CMD_TYPE_TYPE_L2_XI (0<<24) 1508182293Sdavidch#define BCE_L2CTX_TX_CMD_TYPE_TYPE_TCP_XI (1<<24) 1509157642Sps 1510206268Sdavidch#define BCE_L2CTX_TX_HOST_BIDX_XI 0x00000240 1511206268Sdavidch#define BCE_L2CTX_TX_HOST_BSEQ_XI 0x00000248 1512206268Sdavidch#define BCE_L2CTX_TX_TBDR_BHADDR_HI_XI 0x00000258 1513206268Sdavidch#define BCE_L2CTX_TX_TBDR_BHADDR_LO_XI 0x0000025c 1514179771Sdavidch 1515182293Sdavidch 1516157642Sps/* 1517182293Sdavidch * l2_rx_context definition (5706, 5708, 5709, and 5716) 1518157642Sps */ 1519206268Sdavidch#define BCE_L2CTX_RX_WATER_MARK 0x00000000 1520206268Sdavidch#define BCE_L2CTX_RX_LO_WATER_MARK_SHIFT 0 1521182293Sdavidch#define BCE_L2CTX_RX_LO_WATER_MARK_DEFAULT 32 1522182293Sdavidch#define BCE_L2CTX_RX_LO_WATER_MARK_SCALE 4 1523182293Sdavidch#define BCE_L2CTX_RX_LO_WATER_MARK_DIS 0 1524182293Sdavidch#define BCE_L2CTX_RX_HI_WATER_MARK_SHIFT 4 1525182293Sdavidch#define BCE_L2CTX_RX_HI_WATER_MARK_SCALE 16 1526182293Sdavidch#define BCE_L2CTX_RX_WATER_MARKS_MSK 0x000000ff 1527157642Sps 1528206268Sdavidch#define BCE_L2CTX_RX_BD_PRE_READ 0x00000000 1529182293Sdavidch#define BCE_L2CTX_RX_BD_PRE_READ_SHIFT 8 1530176448Sdavidch 1531206268Sdavidch#define BCE_L2CTX_RX_CTX_SIZE 0x00000000 1532206268Sdavidch#define BCE_L2CTX_RX_CTX_SIZE_SHIFT 16 1533206268Sdavidch#define BCE_L2CTX_RX_CTX_TYPE_SIZE_L2 \ 1534206268Sdavidch ((0x20/20)<<BCE_L2CTX_RX_CTX_SIZE_SHIFT) 1535178132Sdavidch 1536206268Sdavidch#define BCE_L2CTX_RX_CTX_TYPE 0x00000000 1537206268Sdavidch#define BCE_L2CTX_RX_CTX_TYPE_SHIFT 24 1538157642Sps 1539182293Sdavidch#define BCE_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE (0xf<<28) 1540182293Sdavidch#define BCE_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_UNDEFINED (0<<28) 1541182293Sdavidch#define BCE_L2CTX_RX_CTX_TYPE_CTX_BD_CHN_TYPE_VALUE (1<<28) 1542157642Sps 1543206268Sdavidch#define BCE_L2CTX_RX_HOST_BDIDX 0x00000004 1544206268Sdavidch#define BCE_L2CTX_RX_HOST_BSEQ 0x00000008 1545206268Sdavidch#define BCE_L2CTX_RX_NX_BSEQ 0x0000000c 1546206268Sdavidch#define BCE_L2CTX_RX_NX_BDHADDR_HI 0x00000010 1547206268Sdavidch#define BCE_L2CTX_RX_NX_BDHADDR_LO 0x00000014 1548206268Sdavidch#define BCE_L2CTX_RX_NX_BDIDX 0x00000018 1549182293Sdavidch 1550206268Sdavidch#define BCE_L2CTX_RX_HOST_PG_BDIDX 0x00000044 1551206268Sdavidch#define BCE_L2CTX_RX_PG_BUF_SIZE 0x00000048 1552206268Sdavidch#define BCE_L2CTX_RX_RBDC_KEY 0x0000004c 1553206268Sdavidch#define BCE_L2CTX_RX_RBDC_JUMBO_KEY 0x3ffe 1554182293Sdavidch#define BCE_L2CTX_RX_NX_PG_BDHADDR_HI 0x00000050 1555182293Sdavidch#define BCE_L2CTX_RX_NX_PG_BDHADDR_LO 0x00000054 1556206268Sdavidch#define BCE_L2CTX_RX_NX_PG_BDIDX 0x00000058 1557182293Sdavidch 1558182293Sdavidch 1559157642Sps/* 1560182293Sdavidch * l2_mq definitions (5706, 5708, 5709, and 5716) 1561182293Sdavidch */ 1562182293Sdavidch 1563206268Sdavidch#define BCE_L2MQ_RX_HOST_BDIDX 0x00000004 1564206268Sdavidch#define BCE_L2MQ_RX_HOST_BSEQ 0x00000008 1565206268Sdavidch#define BCE_L2MQ_RX_HOST_PG_BDIDX 0x00000044 1566182293Sdavidch 1567206268Sdavidch#define BCE_L2MQ_TX_HOST_BIDX 0x00000088 1568206268Sdavidch#define BCE_L2MQ_TX_HOST_BSEQ 0x00000090 1569182293Sdavidch 1570182293Sdavidch/* 1571157642Sps * pci_config_l definition 1572157642Sps * offset: 0000 1573157642Sps */ 1574206268Sdavidch#define BCE_PCICFG_MISC_CONFIG 0x00000068 1575157642Sps#define BCE_PCICFG_MISC_CONFIG_TARGET_BYTE_SWAP (1L<<2) 1576157642Sps#define BCE_PCICFG_MISC_CONFIG_TARGET_MB_WORD_SWAP (1L<<3) 1577157642Sps#define BCE_PCICFG_MISC_CONFIG_CLOCK_CTL_ENA (1L<<5) 1578157642Sps#define BCE_PCICFG_MISC_CONFIG_TARGET_GRC_WORD_SWAP (1L<<6) 1579157642Sps#define BCE_PCICFG_MISC_CONFIG_REG_WINDOW_ENA (1L<<7) 1580157642Sps#define BCE_PCICFG_MISC_CONFIG_CORE_RST_REQ (1L<<8) 1581157642Sps#define BCE_PCICFG_MISC_CONFIG_CORE_RST_BSY (1L<<9) 1582157642Sps#define BCE_PCICFG_MISC_CONFIG_ASIC_METAL_REV (0xffL<<16) 1583157642Sps#define BCE_PCICFG_MISC_CONFIG_ASIC_BASE_REV (0xfL<<24) 1584157642Sps#define BCE_PCICFG_MISC_CONFIG_ASIC_ID (0xfL<<28) 1585157642Sps#define BCE_PCICFG_MISC_CONFIG_ASIC_REV (0xffffL<<16) 1586157642Sps 1587157642Sps#define BCE_PCICFG_MISC_STATUS 0x0000006c 1588157642Sps#define BCE_PCICFG_MISC_STATUS_INTA_VALUE (1L<<0) 1589157642Sps#define BCE_PCICFG_MISC_STATUS_32BIT_DET (1L<<1) 1590157642Sps#define BCE_PCICFG_MISC_STATUS_M66EN (1L<<2) 1591157642Sps#define BCE_PCICFG_MISC_STATUS_PCIX_DET (1L<<3) 1592157642Sps#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED (0x3L<<4) 1593157642Sps#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_66 (0L<<4) 1594157642Sps#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_100 (1L<<4) 1595157642Sps#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_133 (2L<<4) 1596157642Sps#define BCE_PCICFG_MISC_STATUS_PCIX_SPEED_PCI_MODE (3L<<4) 1597157642Sps 1598157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS 0x00000070 1599157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET (0xfL<<0) 1600157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ (0L<<0) 1601157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ (1L<<0) 1602157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ (2L<<0) 1603157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ (3L<<0) 1604157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ (4L<<0) 1605157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ (5L<<0) 1606157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ (6L<<0) 1607157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ (7L<<0) 1608157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW (0xfL<<0) 1609157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE (1L<<6) 1610157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT (1L<<7) 1611157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC (0x7L<<8) 1612157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF (0L<<8) 1613157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12 (1L<<8) 1614157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6 (2L<<8) 1615157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62 (4L<<8) 1616157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PLAY_DEAD (1L<<11) 1617157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED (0xfL<<12) 1618157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100 (0L<<12) 1619157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80 (1L<<12) 1620157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50 (2L<<12) 1621157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40 (4L<<12) 1622157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25 (8L<<12) 1623157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP (1L<<16) 1624157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_PCI_PLL_STOP (1L<<17) 1625157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED_18 (1L<<18) 1626157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_USE_SPD_DET (1L<<19) 1627157642Sps#define BCE_PCICFG_PCI_CLOCK_CONTROL_BITS_RESERVED (0xfffL<<20) 1628157642Sps 1629157642Sps#define BCE_PCICFG_REG_WINDOW_ADDRESS 0x00000078 1630157642Sps#define BCE_PCICFG_REG_WINDOW 0x00000080 1631157642Sps#define BCE_PCICFG_INT_ACK_CMD 0x00000084 1632157642Sps#define BCE_PCICFG_INT_ACK_CMD_INDEX (0xffffL<<0) 1633157642Sps#define BCE_PCICFG_INT_ACK_CMD_INDEX_VALID (1L<<16) 1634157642Sps#define BCE_PCICFG_INT_ACK_CMD_USE_INT_HC_PARAM (1L<<17) 1635157642Sps#define BCE_PCICFG_INT_ACK_CMD_MASK_INT (1L<<18) 1636157642Sps 1637157642Sps#define BCE_PCICFG_STATUS_BIT_SET_CMD 0x00000088 1638157642Sps#define BCE_PCICFG_STATUS_BIT_CLEAR_CMD 0x0000008c 1639157642Sps#define BCE_PCICFG_MAILBOX_QUEUE_ADDR 0x00000090 1640157642Sps#define BCE_PCICFG_MAILBOX_QUEUE_DATA 0x00000094 1641157642Sps 1642157642Sps 1643157642Sps/* 1644157642Sps * pci_reg definition 1645157642Sps * offset: 0x400 1646157642Sps */ 1647157642Sps#define BCE_PCI_GRC_WINDOW_ADDR 0x00000400 1648157642Sps#define BCE_PCI_GRC_WINDOW_ADDR_PCI_GRC_WINDOW_ADDR_VALUE (0x3ffffL<<8) 1649157642Sps 1650157642Sps#define BCE_PCI_CONFIG_1 0x00000404 1651157642Sps#define BCE_PCI_CONFIG_1_READ_BOUNDARY (0x7L<<8) 1652157642Sps#define BCE_PCI_CONFIG_1_READ_BOUNDARY_OFF (0L<<8) 1653157642Sps#define BCE_PCI_CONFIG_1_READ_BOUNDARY_16 (1L<<8) 1654157642Sps#define BCE_PCI_CONFIG_1_READ_BOUNDARY_32 (2L<<8) 1655157642Sps#define BCE_PCI_CONFIG_1_READ_BOUNDARY_64 (3L<<8) 1656157642Sps#define BCE_PCI_CONFIG_1_READ_BOUNDARY_128 (4L<<8) 1657157642Sps#define BCE_PCI_CONFIG_1_READ_BOUNDARY_256 (5L<<8) 1658157642Sps#define BCE_PCI_CONFIG_1_READ_BOUNDARY_512 (6L<<8) 1659157642Sps#define BCE_PCI_CONFIG_1_READ_BOUNDARY_1024 (7L<<8) 1660157642Sps#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY (0x7L<<11) 1661157642Sps#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_OFF (0L<<11) 1662157642Sps#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_16 (1L<<11) 1663157642Sps#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_32 (2L<<11) 1664157642Sps#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_64 (3L<<11) 1665157642Sps#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_128 (4L<<11) 1666157642Sps#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_256 (5L<<11) 1667157642Sps#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_512 (6L<<11) 1668157642Sps#define BCE_PCI_CONFIG_1_WRITE_BOUNDARY_1024 (7L<<11) 1669157642Sps 1670157642Sps#define BCE_PCI_CONFIG_2 0x00000408 1671157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE (0xfL<<0) 1672157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_DISABLED (0L<<0) 1673157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_64K (1L<<0) 1674157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_128K (2L<<0) 1675157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_256K (3L<<0) 1676157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_512K (4L<<0) 1677157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_1M (5L<<0) 1678157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_2M (6L<<0) 1679157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_4M (7L<<0) 1680157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_8M (8L<<0) 1681157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_16M (9L<<0) 1682157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_32M (10L<<0) 1683157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_64M (11L<<0) 1684157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_128M (12L<<0) 1685157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_256M (13L<<0) 1686157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_512M (14L<<0) 1687157642Sps#define BCE_PCI_CONFIG_2_BAR1_SIZE_1G (15L<<0) 1688157642Sps#define BCE_PCI_CONFIG_2_BAR1_64ENA (1L<<4) 1689157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_RETRY (1L<<5) 1690157642Sps#define BCE_PCI_CONFIG_2_CFG_CYCLE_RETRY (1L<<6) 1691157642Sps#define BCE_PCI_CONFIG_2_FIRST_CFG_DONE (1L<<7) 1692157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE (0xffL<<8) 1693157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_DISABLED (0L<<8) 1694157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_1K (1L<<8) 1695157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_2K (2L<<8) 1696157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_4K (3L<<8) 1697157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_8K (4L<<8) 1698157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_16K (5L<<8) 1699157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_32K (6L<<8) 1700157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_64K (7L<<8) 1701157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_128K (8L<<8) 1702157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_256K (9L<<8) 1703157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_512K (10L<<8) 1704157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_1M (11L<<8) 1705157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_2M (12L<<8) 1706157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_4M (13L<<8) 1707157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_8M (14L<<8) 1708157642Sps#define BCE_PCI_CONFIG_2_EXP_ROM_SIZE_16M (15L<<8) 1709157642Sps#define BCE_PCI_CONFIG_2_MAX_SPLIT_LIMIT (0x1fL<<16) 1710157642Sps#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT (0x3L<<21) 1711157642Sps#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_512 (0L<<21) 1712157642Sps#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_1K (1L<<21) 1713157642Sps#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_2K (2L<<21) 1714157642Sps#define BCE_PCI_CONFIG_2_MAX_READ_LIMIT_4K (3L<<21) 1715157642Sps#define BCE_PCI_CONFIG_2_FORCE_32_BIT_MSTR (1L<<23) 1716157642Sps#define BCE_PCI_CONFIG_2_FORCE_32_BIT_TGT (1L<<24) 1717157642Sps#define BCE_PCI_CONFIG_2_KEEP_REQ_ASSERT (1L<<25) 1718157642Sps 1719157642Sps#define BCE_PCI_CONFIG_3 0x0000040c 1720157642Sps#define BCE_PCI_CONFIG_3_STICKY_BYTE (0xffL<<0) 1721157642Sps#define BCE_PCI_CONFIG_3_FORCE_PME (1L<<24) 1722157642Sps#define BCE_PCI_CONFIG_3_PME_STATUS (1L<<25) 1723157642Sps#define BCE_PCI_CONFIG_3_PME_ENABLE (1L<<26) 1724157642Sps#define BCE_PCI_CONFIG_3_PM_STATE (0x3L<<27) 1725157642Sps#define BCE_PCI_CONFIG_3_VAUX_PRESET (1L<<30) 1726157642Sps#define BCE_PCI_CONFIG_3_PCI_POWER (1L<<31) 1727157642Sps 1728157642Sps#define BCE_PCI_PM_DATA_A 0x00000410 1729157642Sps#define BCE_PCI_PM_DATA_A_PM_DATA_0_PRG (0xffL<<0) 1730157642Sps#define BCE_PCI_PM_DATA_A_PM_DATA_1_PRG (0xffL<<8) 1731157642Sps#define BCE_PCI_PM_DATA_A_PM_DATA_2_PRG (0xffL<<16) 1732157642Sps#define BCE_PCI_PM_DATA_A_PM_DATA_3_PRG (0xffL<<24) 1733157642Sps 1734157642Sps#define BCE_PCI_PM_DATA_B 0x00000414 1735157642Sps#define BCE_PCI_PM_DATA_B_PM_DATA_4_PRG (0xffL<<0) 1736157642Sps#define BCE_PCI_PM_DATA_B_PM_DATA_5_PRG (0xffL<<8) 1737157642Sps#define BCE_PCI_PM_DATA_B_PM_DATA_6_PRG (0xffL<<16) 1738157642Sps#define BCE_PCI_PM_DATA_B_PM_DATA_7_PRG (0xffL<<24) 1739157642Sps 1740157642Sps#define BCE_PCI_SWAP_DIAG0 0x00000418 1741157642Sps#define BCE_PCI_SWAP_DIAG1 0x0000041c 1742157642Sps#define BCE_PCI_EXP_ROM_ADDR 0x00000420 1743157642Sps#define BCE_PCI_EXP_ROM_ADDR_ADDRESS (0x3fffffL<<2) 1744157642Sps#define BCE_PCI_EXP_ROM_ADDR_REQ (1L<<31) 1745157642Sps 1746157642Sps#define BCE_PCI_EXP_ROM_DATA 0x00000424 1747157642Sps#define BCE_PCI_VPD_INTF 0x00000428 1748157642Sps#define BCE_PCI_VPD_INTF_INTF_REQ (1L<<0) 1749157642Sps 1750157642Sps#define BCE_PCI_VPD_ADDR_FLAG 0x0000042c 1751157642Sps#define BCE_PCI_VPD_ADDR_FLAG_ADDRESS (0x1fff<<2) 1752157642Sps#define BCE_PCI_VPD_ADDR_FLAG_WR (1<<15) 1753157642Sps 1754157642Sps#define BCE_PCI_VPD_DATA 0x00000430 1755157642Sps#define BCE_PCI_ID_VAL1 0x00000434 1756157642Sps#define BCE_PCI_ID_VAL1_DEVICE_ID (0xffffL<<0) 1757157642Sps#define BCE_PCI_ID_VAL1_VENDOR_ID (0xffffL<<16) 1758157642Sps 1759157642Sps#define BCE_PCI_ID_VAL2 0x00000438 1760157642Sps#define BCE_PCI_ID_VAL2_SUBSYSTEM_VENDOR_ID (0xffffL<<0) 1761157642Sps#define BCE_PCI_ID_VAL2_SUBSYSTEM_ID (0xffffL<<16) 1762157642Sps 1763157642Sps#define BCE_PCI_ID_VAL3 0x0000043c 1764157642Sps#define BCE_PCI_ID_VAL3_CLASS_CODE (0xffffffL<<0) 1765157642Sps#define BCE_PCI_ID_VAL3_REVISION_ID (0xffL<<24) 1766157642Sps 1767157642Sps#define BCE_PCI_ID_VAL4 0x00000440 1768157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA (0xfL<<0) 1769157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_0 (0L<<0) 1770157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_1 (1L<<0) 1771157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_2 (2L<<0) 1772157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_3 (3L<<0) 1773157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_4 (4L<<0) 1774157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_5 (5L<<0) 1775157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_6 (6L<<0) 1776157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_7 (7L<<0) 1777157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_8 (8L<<0) 1778157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_9 (9L<<0) 1779157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_10 (10L<<0) 1780157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_11 (11L<<0) 1781157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_12 (12L<<0) 1782157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_13 (13L<<0) 1783157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_14 (14L<<0) 1784157642Sps#define BCE_PCI_ID_VAL4_CAP_ENA_15 (15L<<0) 1785157642Sps#define BCE_PCI_ID_VAL4_PM_SCALE_PRG (0x3L<<6) 1786157642Sps#define BCE_PCI_ID_VAL4_PM_SCALE_PRG_0 (0L<<6) 1787157642Sps#define BCE_PCI_ID_VAL4_PM_SCALE_PRG_1 (1L<<6) 1788157642Sps#define BCE_PCI_ID_VAL4_PM_SCALE_PRG_2 (2L<<6) 1789157642Sps#define BCE_PCI_ID_VAL4_PM_SCALE_PRG_3 (3L<<6) 1790157642Sps#define BCE_PCI_ID_VAL4_MSI_LIMIT (0x7L<<9) 1791157642Sps#define BCE_PCI_ID_VAL4_MSI_ADVERTIZE (0x7L<<12) 1792157642Sps#define BCE_PCI_ID_VAL4_MSI_ENABLE (1L<<15) 1793157642Sps#define BCE_PCI_ID_VAL4_MAX_64_ADVERTIZE (1L<<16) 1794157642Sps#define BCE_PCI_ID_VAL4_MAX_133_ADVERTIZE (1L<<17) 1795157642Sps#define BCE_PCI_ID_VAL4_MAX_MEM_READ_SIZE (0x3L<<21) 1796157642Sps#define BCE_PCI_ID_VAL4_MAX_SPLIT_SIZE (0x7L<<23) 1797157642Sps#define BCE_PCI_ID_VAL4_MAX_CUMULATIVE_SIZE (0x7L<<26) 1798157642Sps 1799157642Sps#define BCE_PCI_ID_VAL5 0x00000444 1800157642Sps#define BCE_PCI_ID_VAL5_D1_SUPPORT (1L<<0) 1801157642Sps#define BCE_PCI_ID_VAL5_D2_SUPPORT (1L<<1) 1802157642Sps#define BCE_PCI_ID_VAL5_PME_IN_D0 (1L<<2) 1803157642Sps#define BCE_PCI_ID_VAL5_PME_IN_D1 (1L<<3) 1804157642Sps#define BCE_PCI_ID_VAL5_PME_IN_D2 (1L<<4) 1805157642Sps#define BCE_PCI_ID_VAL5_PME_IN_D3_HOT (1L<<5) 1806157642Sps 1807157642Sps#define BCE_PCI_PCIX_EXTENDED_STATUS 0x00000448 1808157642Sps#define BCE_PCI_PCIX_EXTENDED_STATUS_NO_SNOOP (1L<<8) 1809157642Sps#define BCE_PCI_PCIX_EXTENDED_STATUS_LONG_BURST (1L<<9) 1810157642Sps#define BCE_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_CLASS (0xfL<<16) 1811157642Sps#define BCE_PCI_PCIX_EXTENDED_STATUS_SPLIT_COMP_MSG_IDX (0xffL<<24) 1812157642Sps 1813157642Sps#define BCE_PCI_ID_VAL6 0x0000044c 1814157642Sps#define BCE_PCI_ID_VAL6_MAX_LAT (0xffL<<0) 1815157642Sps#define BCE_PCI_ID_VAL6_MIN_GNT (0xffL<<8) 1816157642Sps#define BCE_PCI_ID_VAL6_BIST (0xffL<<16) 1817157642Sps 1818157642Sps#define BCE_PCI_MSI_DATA 0x00000450 1819157642Sps#define BCE_PCI_MSI_DATA_PCI_MSI_DATA (0xffffL<<0) 1820157642Sps 1821157642Sps#define BCE_PCI_MSI_ADDR_H 0x00000454 1822157642Sps#define BCE_PCI_MSI_ADDR_L 0x00000458 1823157642Sps 1824157642Sps 1825157642Sps/* 1826157642Sps * misc_reg definition 1827157642Sps * offset: 0x800 1828157642Sps */ 1829179771Sdavidch#define BCE_MISC_COMMAND 0x00000800 1830179771Sdavidch#define BCE_MISC_COMMAND_ENABLE_ALL (1L<<0) 1831179771Sdavidch#define BCE_MISC_COMMAND_DISABLE_ALL (1L<<1) 1832179771Sdavidch#define BCE_MISC_COMMAND_SW_RESET (1L<<4) 1833179771Sdavidch#define BCE_MISC_COMMAND_POR_RESET (1L<<5) 1834179771Sdavidch#define BCE_MISC_COMMAND_HD_RESET (1L<<6) 1835179771Sdavidch#define BCE_MISC_COMMAND_CMN_SW_RESET (1L<<7) 1836179771Sdavidch#define BCE_MISC_COMMAND_PAR_ERROR (1L<<8) 1837179771Sdavidch#define BCE_MISC_COMMAND_CS16_ERR (1L<<9) 1838179771Sdavidch#define BCE_MISC_COMMAND_CS16_ERR_LOC (0xfL<<12) 1839179771Sdavidch#define BCE_MISC_COMMAND_PAR_ERR_RAM (0x7fL<<16) 1840179771Sdavidch#define BCE_MISC_COMMAND_POWERDOWN_EVENT (1L<<23) 1841179771Sdavidch#define BCE_MISC_COMMAND_SW_SHUTDOWN (1L<<24) 1842179771Sdavidch#define BCE_MISC_COMMAND_SHUTDOWN_EN (1L<<25) 1843179771Sdavidch#define BCE_MISC_COMMAND_DINTEG_ATTN_EN (1L<<26) 1844179771Sdavidch#define BCE_MISC_COMMAND_PCIE_LINK_IN_L23 (1L<<27) 1845179771Sdavidch#define BCE_MISC_COMMAND_PCIE_DIS (1L<<28) 1846157642Sps 1847179771Sdavidch#define BCE_MISC_CFG 0x00000804 1848179771Sdavidch#define BCE_MISC_CFG_GRC_TMOUT (1L<<0) 1849179771Sdavidch#define BCE_MISC_CFG_NVM_WR_EN (0x3L<<1) 1850179771Sdavidch#define BCE_MISC_CFG_NVM_WR_EN_PROTECT (0L<<1) 1851179771Sdavidch#define BCE_MISC_CFG_NVM_WR_EN_PCI (1L<<1) 1852179771Sdavidch#define BCE_MISC_CFG_NVM_WR_EN_ALLOW (2L<<1) 1853179771Sdavidch#define BCE_MISC_CFG_NVM_WR_EN_ALLOW2 (3L<<1) 1854179771Sdavidch#define BCE_MISC_CFG_BIST_EN (1L<<3) 1855179771Sdavidch#define BCE_MISC_CFG_CK25_OUT_ALT_SRC (1L<<4) 1856179771Sdavidch#define BCE_MISC_CFG_RESERVED5_TE (1L<<5) 1857179771Sdavidch#define BCE_MISC_CFG_RESERVED6_TE (1L<<6) 1858179771Sdavidch#define BCE_MISC_CFG_CLK_CTL_OVERRIDE (1L<<7) 1859179771Sdavidch#define BCE_MISC_CFG_LEDMODE (0x7L<<8) 1860179771Sdavidch#define BCE_MISC_CFG_LEDMODE_MAC (0L<<8) 1861179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY1_TE (1L<<8) 1862179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY2_TE (2L<<8) 1863179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY3_TE (3L<<8) 1864179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY4_TE (4L<<8) 1865179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY5_TE (5L<<8) 1866179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY6_TE (6L<<8) 1867179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY7_TE (7L<<8) 1868179771Sdavidch#define BCE_MISC_CFG_MCP_GRC_TMOUT_TE (1L<<11) 1869179771Sdavidch#define BCE_MISC_CFG_DBU_GRC_TMOUT_TE (1L<<12) 1870179771Sdavidch#define BCE_MISC_CFG_LEDMODE_XI (0xfL<<8) 1871179771Sdavidch#define BCE_MISC_CFG_LEDMODE_MAC_XI (0L<<8) 1872179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY1_XI (1L<<8) 1873179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY2_XI (2L<<8) 1874179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY3_XI (3L<<8) 1875179771Sdavidch#define BCE_MISC_CFG_LEDMODE_MAC2_XI (4L<<8) 1876179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY4_XI (5L<<8) 1877179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY5_XI (6L<<8) 1878179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY6_XI (7L<<8) 1879179771Sdavidch#define BCE_MISC_CFG_LEDMODE_MAC3_XI (8L<<8) 1880179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY7_XI (9L<<8) 1881179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY8_XI (10L<<8) 1882179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY9_XI (11L<<8) 1883179771Sdavidch#define BCE_MISC_CFG_LEDMODE_MAC4_XI (12L<<8) 1884179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY10_XI (13L<<8) 1885179771Sdavidch#define BCE_MISC_CFG_LEDMODE_PHY11_XI (14L<<8) 1886179771Sdavidch#define BCE_MISC_CFG_LEDMODE_UNUSED_XI (15L<<8) 1887179771Sdavidch#define BCE_MISC_CFG_PORT_SELECT_XI (1L<<13) 1888179771Sdavidch#define BCE_MISC_CFG_PARITY_MODE_XI (1L<<14) 1889157642Sps 1890179771Sdavidch#define BCE_MISC_ID 0x00000808 1891179771Sdavidch#define BCE_MISC_ID_BOND_ID (0xfL<<0) 1892179771Sdavidch#define BCE_MISC_ID_BOND_ID_X (0L<<0) 1893179771Sdavidch#define BCE_MISC_ID_BOND_ID_C (3L<<0) 1894179771Sdavidch#define BCE_MISC_ID_BOND_ID_S (12L<<0) 1895179771Sdavidch#define BCE_MISC_ID_CHIP_METAL (0xffL<<4) 1896179771Sdavidch#define BCE_MISC_ID_CHIP_REV (0xfL<<12) 1897179771Sdavidch#define BCE_MISC_ID_CHIP_NUM (0xffffL<<16) 1898157642Sps 1899179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS 0x0000080c 1900157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_TX_SCHEDULER_ENABLE (1L<<0) 1901157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_TX_BD_READ_ENABLE (1L<<1) 1902157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_TX_BD_CACHE_ENABLE (1L<<2) 1903157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_TX_PROCESSOR_ENABLE (1L<<3) 1904179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_TX_DMA_ENABLE (1L<<4) 1905157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_TX_PATCHUP_ENABLE (1L<<5) 1906157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6) 1907157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_TX_HEADER_Q_ENABLE (1L<<7) 1908157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_TX_ASSEMBLER_ENABLE (1L<<8) 1909179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_EMAC_ENABLE (1L<<9) 1910179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_RX_PARSER_MAC_ENABLE (1L<<10) 1911157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11) 1912179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_RX_MBUF_ENABLE (1L<<12) 1913179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_RX_LOOKUP_ENABLE (1L<<13) 1914179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_RX_PROCESSOR_ENABLE (1L<<14) 1915179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_RX_V2P_ENABLE (1L<<15) 1916179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_RX_BD_CACHE_ENABLE (1L<<16) 1917179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_RX_DMA_ENABLE (1L<<17) 1918179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_COMPLETION_ENABLE (1L<<18) 1919157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_HOST_COALESCE_ENABLE (1L<<19) 1920157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_MAILBOX_QUEUE_ENABLE (1L<<20) 1921179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_CONTEXT_ENABLE (1L<<21) 1922157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_CMD_SCHEDULER_ENABLE (1L<<22) 1923157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_CMD_PROCESSOR_ENABLE (1L<<23) 1924157642Sps#define BCE_MISC_ENABLE_STATUS_BITS_MGMT_PROCESSOR_ENABLE (1L<<24) 1925179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_TIMER_ENABLE (1L<<25) 1926179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_DMA_ENGINE_ENABLE (1L<<26) 1927179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_UMP_ENABLE (1L<<27) 1928179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_RV2P_CMD_SCHEDULER_ENABLE (1L<<28) 1929179771Sdavidch#define BCE_MISC_ENABLE_STATUS_BITS_RSVD_FUTURE_ENABLE (0x7L<<29) 1930157642Sps 1931179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS 0x00000810 1932179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TX_SCHEDULER_ENABLE (1L<<0) 1933179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TX_BD_READ_ENABLE (1L<<1) 1934179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TX_BD_CACHE_ENABLE (1L<<2) 1935179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TX_PROCESSOR_ENABLE (1L<<3) 1936179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TX_DMA_ENABLE (1L<<4) 1937179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TX_PATCHUP_ENABLE (1L<<5) 1938179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6) 1939179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TX_HEADER_Q_ENABLE (1L<<7) 1940179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TX_ASSEMBLER_ENABLE (1L<<8) 1941179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_EMAC_ENABLE (1L<<9) 1942179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RX_PARSER_MAC_ENABLE (1L<<10) 1943179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11) 1944179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RX_MBUF_ENABLE (1L<<12) 1945179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RX_LOOKUP_ENABLE (1L<<13) 1946179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RX_PROCESSOR_ENABLE (1L<<14) 1947179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RX_V2P_ENABLE (1L<<15) 1948179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RX_BD_CACHE_ENABLE (1L<<16) 1949179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RX_DMA_ENABLE (1L<<17) 1950179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_COMPLETION_ENABLE (1L<<18) 1951179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_HOST_COALESCE_ENABLE (1L<<19) 1952179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_MAILBOX_QUEUE_ENABLE (1L<<20) 1953179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_CONTEXT_ENABLE (1L<<21) 1954179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_CMD_SCHEDULER_ENABLE (1L<<22) 1955179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_CMD_PROCESSOR_ENABLE (1L<<23) 1956179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_MGMT_PROCESSOR_ENABLE (1L<<24) 1957179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_TIMER_ENABLE (1L<<25) 1958179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_DMA_ENGINE_ENABLE (1L<<26) 1959179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_UMP_ENABLE (1L<<27) 1960179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RV2P_CMD_SCHEDULER_ENABLE (1L<<28) 1961179771Sdavidch#define BCE_MISC_ENABLE_SET_BITS_RSVD_FUTURE_ENABLE (0x7L<<29) 1962157642Sps 1963179771Sdavidch#define BCE_MISC_ENABLE_DEFAULT 0x05ffffff 1964179771Sdavidch#define BCE_MISC_ENABLE_DEFAULT_XI 0x17ffffff 1965157642Sps 1966179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS 0x00000814 1967179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TX_SCHEDULER_ENABLE (1L<<0) 1968179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TX_BD_READ_ENABLE (1L<<1) 1969179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TX_BD_CACHE_ENABLE (1L<<2) 1970179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TX_PROCESSOR_ENABLE (1L<<3) 1971179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TX_DMA_ENABLE (1L<<4) 1972179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TX_PATCHUP_ENABLE (1L<<5) 1973179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6) 1974179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TX_HEADER_Q_ENABLE (1L<<7) 1975179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TX_ASSEMBLER_ENABLE (1L<<8) 1976179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_EMAC_ENABLE (1L<<9) 1977179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RX_PARSER_MAC_ENABLE (1L<<10) 1978179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11) 1979179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RX_MBUF_ENABLE (1L<<12) 1980179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RX_LOOKUP_ENABLE (1L<<13) 1981179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RX_PROCESSOR_ENABLE (1L<<14) 1982179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RX_V2P_ENABLE (1L<<15) 1983179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RX_BD_CACHE_ENABLE (1L<<16) 1984179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RX_DMA_ENABLE (1L<<17) 1985179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_COMPLETION_ENABLE (1L<<18) 1986179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_HOST_COALESCE_ENABLE (1L<<19) 1987179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_MAILBOX_QUEUE_ENABLE (1L<<20) 1988179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_CONTEXT_ENABLE (1L<<21) 1989179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_CMD_SCHEDULER_ENABLE (1L<<22) 1990179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_CMD_PROCESSOR_ENABLE (1L<<23) 1991179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_MGMT_PROCESSOR_ENABLE (1L<<24) 1992179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_TIMER_ENABLE (1L<<25) 1993179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_DMA_ENGINE_ENABLE (1L<<26) 1994179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_UMP_ENABLE (1L<<27) 1995179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RV2P_CMD_SCHEDULER_ENABLE (1L<<28) 1996179771Sdavidch#define BCE_MISC_ENABLE_CLR_BITS_RSVD_FUTURE_ENABLE (0x7L<<29) 1997248036Smarius 1998179771Sdavidch#define BCE_MISC_ENABLE_CLR_DEFAULT 0x17ffffff 1999179771Sdavidch 2000157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS 0x00000818 2001157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET (0xfL<<0) 2002157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_32MHZ (0L<<0) 2003157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_38MHZ (1L<<0) 2004157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_48MHZ (2L<<0) 2005157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_55MHZ (3L<<0) 2006157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_66MHZ (4L<<0) 2007157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_80MHZ (5L<<0) 2008157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_95MHZ (6L<<0) 2009157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_133MHZ (7L<<0) 2010157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_PCI_CLK_SPD_DET_LOW (0xfL<<0) 2011157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_DISABLE (1L<<6) 2012157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT (1L<<7) 2013157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC (0x7L<<8) 2014157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_UNDEF (0L<<8) 2015157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_12 (1L<<8) 2016157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_6 (2L<<8) 2017157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_SRC_62 (4L<<8) 2018179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED0_XI (0x7L<<8) 2019179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_MIN_POWER (1L<<11) 2020157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED (0xfL<<12) 2021157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_100 (0L<<12) 2022157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_80 (1L<<12) 2023157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_50 (2L<<12) 2024157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_40 (4L<<12) 2025157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_25 (8L<<12) 2026179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED1_XI (0xfL<<12) 2027157642Sps#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_STOP (1L<<16) 2028179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED_17_TE (1L<<17) 2029179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED_18_TE (1L<<18) 2030179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED_19_TE (1L<<19) 2031179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED_TE (0xfffL<<20) 2032179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_ALT_MGMT_XI (1L<<17) 2033179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED2_XI (0x3fL<<18) 2034179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_VCO_XI (0x7L<<24) 2035179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_RESERVED3_XI (1L<<27) 2036179771Sdavidch#define BCE_MISC_CLOCK_CONTROL_BITS_CORE_CLK_PLL_SPEED_XI (0xfL<<28) 2037157642Sps 2038179771Sdavidch#define BCE_MISC_SPIO 0x0000081c 2039179771Sdavidch#define BCE_MISC_SPIO_VALUE (0xffL<<0) 2040179771Sdavidch#define BCE_MISC_SPIO_SET (0xffL<<8) 2041179771Sdavidch#define BCE_MISC_SPIO_CLR (0xffL<<16) 2042179771Sdavidch#define BCE_MISC_SPIO_FLOAT (0xffL<<24) 2043157642Sps 2044179771Sdavidch#define BCE_MISC_SPIO_INT 0x00000820 2045179771Sdavidch#define BCE_MISC_SPIO_INT_INT_STATE_TE (0xfL<<0) 2046179771Sdavidch#define BCE_MISC_SPIO_INT_OLD_VALUE_TE (0xfL<<8) 2047179771Sdavidch#define BCE_MISC_SPIO_INT_OLD_SET_TE (0xfL<<16) 2048179771Sdavidch#define BCE_MISC_SPIO_INT_OLD_CLR_TE (0xfL<<24) 2049179771Sdavidch#define BCE_MISC_SPIO_INT_INT_STATE_XI (0xffL<<0) 2050179771Sdavidch#define BCE_MISC_SPIO_INT_OLD_VALUE_XI (0xffL<<8) 2051179771Sdavidch#define BCE_MISC_SPIO_INT_OLD_SET_XI (0xffL<<16) 2052179771Sdavidch#define BCE_MISC_SPIO_INT_OLD_CLR_XI (0xffL<<24) 2053157642Sps 2054157642Sps#define BCE_MISC_CONFIG_LFSR 0x00000824 2055157642Sps#define BCE_MISC_CONFIG_LFSR_DIV (0xffffL<<0) 2056157642Sps 2057157642Sps#define BCE_MISC_LFSR_MASK_BITS 0x00000828 2058157642Sps#define BCE_MISC_LFSR_MASK_BITS_TX_SCHEDULER_ENABLE (1L<<0) 2059157642Sps#define BCE_MISC_LFSR_MASK_BITS_TX_BD_READ_ENABLE (1L<<1) 2060157642Sps#define BCE_MISC_LFSR_MASK_BITS_TX_BD_CACHE_ENABLE (1L<<2) 2061157642Sps#define BCE_MISC_LFSR_MASK_BITS_TX_PROCESSOR_ENABLE (1L<<3) 2062157642Sps#define BCE_MISC_LFSR_MASK_BITS_TX_DMA_ENABLE (1L<<4) 2063157642Sps#define BCE_MISC_LFSR_MASK_BITS_TX_PATCHUP_ENABLE (1L<<5) 2064157642Sps#define BCE_MISC_LFSR_MASK_BITS_TX_PAYLOAD_Q_ENABLE (1L<<6) 2065157642Sps#define BCE_MISC_LFSR_MASK_BITS_TX_HEADER_Q_ENABLE (1L<<7) 2066157642Sps#define BCE_MISC_LFSR_MASK_BITS_TX_ASSEMBLER_ENABLE (1L<<8) 2067157642Sps#define BCE_MISC_LFSR_MASK_BITS_EMAC_ENABLE (1L<<9) 2068157642Sps#define BCE_MISC_LFSR_MASK_BITS_RX_PARSER_MAC_ENABLE (1L<<10) 2069157642Sps#define BCE_MISC_LFSR_MASK_BITS_RX_PARSER_CATCHUP_ENABLE (1L<<11) 2070157642Sps#define BCE_MISC_LFSR_MASK_BITS_RX_MBUF_ENABLE (1L<<12) 2071157642Sps#define BCE_MISC_LFSR_MASK_BITS_RX_LOOKUP_ENABLE (1L<<13) 2072157642Sps#define BCE_MISC_LFSR_MASK_BITS_RX_PROCESSOR_ENABLE (1L<<14) 2073157642Sps#define BCE_MISC_LFSR_MASK_BITS_RX_V2P_ENABLE (1L<<15) 2074157642Sps#define BCE_MISC_LFSR_MASK_BITS_RX_BD_CACHE_ENABLE (1L<<16) 2075157642Sps#define BCE_MISC_LFSR_MASK_BITS_RX_DMA_ENABLE (1L<<17) 2076157642Sps#define BCE_MISC_LFSR_MASK_BITS_COMPLETION_ENABLE (1L<<18) 2077157642Sps#define BCE_MISC_LFSR_MASK_BITS_HOST_COALESCE_ENABLE (1L<<19) 2078157642Sps#define BCE_MISC_LFSR_MASK_BITS_MAILBOX_QUEUE_ENABLE (1L<<20) 2079157642Sps#define BCE_MISC_LFSR_MASK_BITS_CONTEXT_ENABLE (1L<<21) 2080157642Sps#define BCE_MISC_LFSR_MASK_BITS_CMD_SCHEDULER_ENABLE (1L<<22) 2081157642Sps#define BCE_MISC_LFSR_MASK_BITS_CMD_PROCESSOR_ENABLE (1L<<23) 2082157642Sps#define BCE_MISC_LFSR_MASK_BITS_MGMT_PROCESSOR_ENABLE (1L<<24) 2083157642Sps#define BCE_MISC_LFSR_MASK_BITS_TIMER_ENABLE (1L<<25) 2084157642Sps#define BCE_MISC_LFSR_MASK_BITS_DMA_ENGINE_ENABLE (1L<<26) 2085157642Sps#define BCE_MISC_LFSR_MASK_BITS_UMP_ENABLE (1L<<27) 2086179771Sdavidch#define BCE_MISC_LFSR_MASK_BITS_RV2P_CMD_SCHEDULER_ENABLE (1L<<28) 2087179771Sdavidch#define BCE_MISC_LFSR_MASK_BITS_RSVD_FUTURE_ENABLE (0x7L<<29) 2088157642Sps 2089157642Sps#define BCE_MISC_ARB_REQ0 0x0000082c 2090157642Sps#define BCE_MISC_ARB_REQ1 0x00000830 2091157642Sps#define BCE_MISC_ARB_REQ2 0x00000834 2092157642Sps#define BCE_MISC_ARB_REQ3 0x00000838 2093157642Sps#define BCE_MISC_ARB_REQ4 0x0000083c 2094157642Sps#define BCE_MISC_ARB_FREE0 0x00000840 2095157642Sps#define BCE_MISC_ARB_FREE1 0x00000844 2096157642Sps#define BCE_MISC_ARB_FREE2 0x00000848 2097157642Sps#define BCE_MISC_ARB_FREE3 0x0000084c 2098157642Sps#define BCE_MISC_ARB_FREE4 0x00000850 2099157642Sps#define BCE_MISC_ARB_REQ_STATUS0 0x00000854 2100157642Sps#define BCE_MISC_ARB_REQ_STATUS1 0x00000858 2101157642Sps#define BCE_MISC_ARB_REQ_STATUS2 0x0000085c 2102157642Sps#define BCE_MISC_ARB_REQ_STATUS3 0x00000860 2103157642Sps#define BCE_MISC_ARB_REQ_STATUS4 0x00000864 2104157642Sps#define BCE_MISC_ARB_GNT0 0x00000868 2105157642Sps#define BCE_MISC_ARB_GNT0_0 (0x7L<<0) 2106157642Sps#define BCE_MISC_ARB_GNT0_1 (0x7L<<4) 2107157642Sps#define BCE_MISC_ARB_GNT0_2 (0x7L<<8) 2108157642Sps#define BCE_MISC_ARB_GNT0_3 (0x7L<<12) 2109157642Sps#define BCE_MISC_ARB_GNT0_4 (0x7L<<16) 2110157642Sps#define BCE_MISC_ARB_GNT0_5 (0x7L<<20) 2111157642Sps#define BCE_MISC_ARB_GNT0_6 (0x7L<<24) 2112157642Sps#define BCE_MISC_ARB_GNT0_7 (0x7L<<28) 2113157642Sps 2114157642Sps#define BCE_MISC_ARB_GNT1 0x0000086c 2115157642Sps#define BCE_MISC_ARB_GNT1_8 (0x7L<<0) 2116157642Sps#define BCE_MISC_ARB_GNT1_9 (0x7L<<4) 2117157642Sps#define BCE_MISC_ARB_GNT1_10 (0x7L<<8) 2118157642Sps#define BCE_MISC_ARB_GNT1_11 (0x7L<<12) 2119157642Sps#define BCE_MISC_ARB_GNT1_12 (0x7L<<16) 2120157642Sps#define BCE_MISC_ARB_GNT1_13 (0x7L<<20) 2121157642Sps#define BCE_MISC_ARB_GNT1_14 (0x7L<<24) 2122157642Sps#define BCE_MISC_ARB_GNT1_15 (0x7L<<28) 2123157642Sps 2124157642Sps#define BCE_MISC_ARB_GNT2 0x00000870 2125157642Sps#define BCE_MISC_ARB_GNT2_16 (0x7L<<0) 2126157642Sps#define BCE_MISC_ARB_GNT2_17 (0x7L<<4) 2127157642Sps#define BCE_MISC_ARB_GNT2_18 (0x7L<<8) 2128157642Sps#define BCE_MISC_ARB_GNT2_19 (0x7L<<12) 2129157642Sps#define BCE_MISC_ARB_GNT2_20 (0x7L<<16) 2130157642Sps#define BCE_MISC_ARB_GNT2_21 (0x7L<<20) 2131157642Sps#define BCE_MISC_ARB_GNT2_22 (0x7L<<24) 2132157642Sps#define BCE_MISC_ARB_GNT2_23 (0x7L<<28) 2133157642Sps 2134157642Sps#define BCE_MISC_ARB_GNT3 0x00000874 2135157642Sps#define BCE_MISC_ARB_GNT3_24 (0x7L<<0) 2136157642Sps#define BCE_MISC_ARB_GNT3_25 (0x7L<<4) 2137157642Sps#define BCE_MISC_ARB_GNT3_26 (0x7L<<8) 2138157642Sps#define BCE_MISC_ARB_GNT3_27 (0x7L<<12) 2139157642Sps#define BCE_MISC_ARB_GNT3_28 (0x7L<<16) 2140157642Sps#define BCE_MISC_ARB_GNT3_29 (0x7L<<20) 2141157642Sps#define BCE_MISC_ARB_GNT3_30 (0x7L<<24) 2142157642Sps#define BCE_MISC_ARB_GNT3_31 (0x7L<<28) 2143157642Sps 2144179771Sdavidch#define BCE_MISC_RESERVED1 0x00000878 2145179771Sdavidch#define BCE_MISC_RESERVED1_MISC_RESERVED1_VALUE (0x3fL<<0) 2146157642Sps 2147179771Sdavidch#define BCE_MISC_RESERVED2 0x0000087c 2148179771Sdavidch#define BCE_MISC_RESERVED2_PCIE_DIS (1L<<0) 2149179771Sdavidch#define BCE_MISC_RESERVED2_LINK_IN_L23 (1L<<1) 2150157642Sps 2151157642Sps#define BCE_MISC_SM_ASF_CONTROL 0x00000880 2152157642Sps#define BCE_MISC_SM_ASF_CONTROL_ASF_RST (1L<<0) 2153157642Sps#define BCE_MISC_SM_ASF_CONTROL_TSC_EN (1L<<1) 2154157642Sps#define BCE_MISC_SM_ASF_CONTROL_WG_TO (1L<<2) 2155157642Sps#define BCE_MISC_SM_ASF_CONTROL_HB_TO (1L<<3) 2156157642Sps#define BCE_MISC_SM_ASF_CONTROL_PA_TO (1L<<4) 2157157642Sps#define BCE_MISC_SM_ASF_CONTROL_PL_TO (1L<<5) 2158157642Sps#define BCE_MISC_SM_ASF_CONTROL_RT_TO (1L<<6) 2159157642Sps#define BCE_MISC_SM_ASF_CONTROL_SMB_EVENT (1L<<7) 2160179771Sdavidch#define BCE_MISC_SM_ASF_CONTROL_STRETCH_EN (1L<<8) 2161179771Sdavidch#define BCE_MISC_SM_ASF_CONTROL_STRETCH_PULSE (1L<<9) 2162179771Sdavidch#define BCE_MISC_SM_ASF_CONTROL_RES (0x3L<<10) 2163157642Sps#define BCE_MISC_SM_ASF_CONTROL_SMB_EN (1L<<12) 2164157642Sps#define BCE_MISC_SM_ASF_CONTROL_SMB_BB_EN (1L<<13) 2165157642Sps#define BCE_MISC_SM_ASF_CONTROL_SMB_NO_ADDR_FILT (1L<<14) 2166157642Sps#define BCE_MISC_SM_ASF_CONTROL_SMB_AUTOREAD (1L<<15) 2167179771Sdavidch#define BCE_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR1 (0x7fL<<16) 2168179771Sdavidch#define BCE_MISC_SM_ASF_CONTROL_NIC_SMB_ADDR2 (0x7fL<<23) 2169157642Sps#define BCE_MISC_SM_ASF_CONTROL_EN_NIC_SMB_ADDR_0 (1L<<30) 2170157642Sps#define BCE_MISC_SM_ASF_CONTROL_SMB_EARLY_ATTN (1L<<31) 2171157642Sps 2172157642Sps#define BCE_MISC_SMB_IN 0x00000884 2173157642Sps#define BCE_MISC_SMB_IN_DAT_IN (0xffL<<0) 2174157642Sps#define BCE_MISC_SMB_IN_RDY (1L<<8) 2175157642Sps#define BCE_MISC_SMB_IN_DONE (1L<<9) 2176157642Sps#define BCE_MISC_SMB_IN_FIRSTBYTE (1L<<10) 2177157642Sps#define BCE_MISC_SMB_IN_STATUS (0x7L<<11) 2178157642Sps#define BCE_MISC_SMB_IN_STATUS_OK (0x0L<<11) 2179157642Sps#define BCE_MISC_SMB_IN_STATUS_PEC (0x1L<<11) 2180157642Sps#define BCE_MISC_SMB_IN_STATUS_OFLOW (0x2L<<11) 2181157642Sps#define BCE_MISC_SMB_IN_STATUS_STOP (0x3L<<11) 2182157642Sps#define BCE_MISC_SMB_IN_STATUS_TIMEOUT (0x4L<<11) 2183157642Sps 2184157642Sps#define BCE_MISC_SMB_OUT 0x00000888 2185157642Sps#define BCE_MISC_SMB_OUT_DAT_OUT (0xffL<<0) 2186157642Sps#define BCE_MISC_SMB_OUT_RDY (1L<<8) 2187157642Sps#define BCE_MISC_SMB_OUT_START (1L<<9) 2188157642Sps#define BCE_MISC_SMB_OUT_LAST (1L<<10) 2189157642Sps#define BCE_MISC_SMB_OUT_ACC_TYPE (1L<<11) 2190157642Sps#define BCE_MISC_SMB_OUT_ENB_PEC (1L<<12) 2191157642Sps#define BCE_MISC_SMB_OUT_GET_RX_LEN (1L<<13) 2192157642Sps#define BCE_MISC_SMB_OUT_SMB_READ_LEN (0x3fL<<14) 2193157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS (0xfL<<20) 2194157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_OK (0L<<20) 2195157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_NACK (1L<<20) 2196157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_UFLOW (2L<<20) 2197157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_STOP (3L<<20) 2198157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_TIMEOUT (4L<<20) 2199157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_FIRST_LOST (5L<<20) 2200179771Sdavidch#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_BADACK (6L<<20) 2201179771Sdavidch#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_NACK (9L<<20) 2202157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_STATUS_SUB_LOST (0xdL<<20) 2203157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_SLAVEMODE (1L<<24) 2204157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_DAT_EN (1L<<25) 2205157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_DAT_IN (1L<<26) 2206157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_CLK_EN (1L<<27) 2207157642Sps#define BCE_MISC_SMB_OUT_SMB_OUT_CLK_IN (1L<<28) 2208157642Sps 2209157642Sps#define BCE_MISC_SMB_WATCHDOG 0x0000088c 2210157642Sps#define BCE_MISC_SMB_WATCHDOG_WATCHDOG (0xffffL<<0) 2211157642Sps 2212157642Sps#define BCE_MISC_SMB_HEARTBEAT 0x00000890 2213157642Sps#define BCE_MISC_SMB_HEARTBEAT_HEARTBEAT (0xffffL<<0) 2214157642Sps 2215157642Sps#define BCE_MISC_SMB_POLL_ASF 0x00000894 2216157642Sps#define BCE_MISC_SMB_POLL_ASF_POLL_ASF (0xffffL<<0) 2217157642Sps 2218157642Sps#define BCE_MISC_SMB_POLL_LEGACY 0x00000898 2219157642Sps#define BCE_MISC_SMB_POLL_LEGACY_POLL_LEGACY (0xffffL<<0) 2220157642Sps 2221157642Sps#define BCE_MISC_SMB_RETRAN 0x0000089c 2222157642Sps#define BCE_MISC_SMB_RETRAN_RETRAN (0xffL<<0) 2223157642Sps 2224157642Sps#define BCE_MISC_SMB_TIMESTAMP 0x000008a0 2225157642Sps#define BCE_MISC_SMB_TIMESTAMP_TIMESTAMP (0xffffffffL<<0) 2226157642Sps 2227157642Sps#define BCE_MISC_PERR_ENA0 0x000008a4 2228157642Sps#define BCE_MISC_PERR_ENA0_COM_MISC_CTXC (1L<<0) 2229157642Sps#define BCE_MISC_PERR_ENA0_COM_MISC_REGF (1L<<1) 2230157642Sps#define BCE_MISC_PERR_ENA0_COM_MISC_SCPAD (1L<<2) 2231157642Sps#define BCE_MISC_PERR_ENA0_CP_MISC_CTXC (1L<<3) 2232157642Sps#define BCE_MISC_PERR_ENA0_CP_MISC_REGF (1L<<4) 2233157642Sps#define BCE_MISC_PERR_ENA0_CP_MISC_SCPAD (1L<<5) 2234157642Sps#define BCE_MISC_PERR_ENA0_CS_MISC_TMEM (1L<<6) 2235157642Sps#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM0 (1L<<7) 2236157642Sps#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM1 (1L<<8) 2237157642Sps#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM2 (1L<<9) 2238157642Sps#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM3 (1L<<10) 2239157642Sps#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM4 (1L<<11) 2240157642Sps#define BCE_MISC_PERR_ENA0_CTX_MISC_ACCM5 (1L<<12) 2241157642Sps#define BCE_MISC_PERR_ENA0_CTX_MISC_PGTBL (1L<<13) 2242157642Sps#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR0 (1L<<14) 2243157642Sps#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR1 (1L<<15) 2244157642Sps#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR2 (1L<<16) 2245157642Sps#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR3 (1L<<17) 2246157642Sps#define BCE_MISC_PERR_ENA0_DMAE_MISC_DR4 (1L<<18) 2247157642Sps#define BCE_MISC_PERR_ENA0_DMAE_MISC_DW0 (1L<<19) 2248157642Sps#define BCE_MISC_PERR_ENA0_DMAE_MISC_DW1 (1L<<20) 2249157642Sps#define BCE_MISC_PERR_ENA0_DMAE_MISC_DW2 (1L<<21) 2250157642Sps#define BCE_MISC_PERR_ENA0_HC_MISC_DMA (1L<<22) 2251157642Sps#define BCE_MISC_PERR_ENA0_MCP_MISC_REGF (1L<<23) 2252157642Sps#define BCE_MISC_PERR_ENA0_MCP_MISC_SCPAD (1L<<24) 2253157642Sps#define BCE_MISC_PERR_ENA0_MQ_MISC_CTX (1L<<25) 2254157642Sps#define BCE_MISC_PERR_ENA0_RBDC_MISC (1L<<26) 2255157642Sps#define BCE_MISC_PERR_ENA0_RBUF_MISC_MB (1L<<27) 2256157642Sps#define BCE_MISC_PERR_ENA0_RBUF_MISC_PTR (1L<<28) 2257157642Sps#define BCE_MISC_PERR_ENA0_RDE_MISC_RPC (1L<<29) 2258157642Sps#define BCE_MISC_PERR_ENA0_RDE_MISC_RPM (1L<<30) 2259157642Sps#define BCE_MISC_PERR_ENA0_RV2P_MISC_CB0REGS (1L<<31) 2260179771Sdavidch#define BCE_MISC_PERR_ENA0_COM_DMAE_PERR_EN_XI (1L<<0) 2261179771Sdavidch#define BCE_MISC_PERR_ENA0_CP_DMAE_PERR_EN_XI (1L<<1) 2262179771Sdavidch#define BCE_MISC_PERR_ENA0_RPM_ACPIBEMEM_PERR_EN_XI (1L<<2) 2263179771Sdavidch#define BCE_MISC_PERR_ENA0_CTX_USAGE_CNT_PERR_EN_XI (1L<<3) 2264179771Sdavidch#define BCE_MISC_PERR_ENA0_CTX_PGTBL_PERR_EN_XI (1L<<4) 2265179771Sdavidch#define BCE_MISC_PERR_ENA0_CTX_CACHE_PERR_EN_XI (1L<<5) 2266179771Sdavidch#define BCE_MISC_PERR_ENA0_CTX_MIRROR_PERR_EN_XI (1L<<6) 2267179771Sdavidch#define BCE_MISC_PERR_ENA0_COM_CTXC_PERR_EN_XI (1L<<7) 2268179771Sdavidch#define BCE_MISC_PERR_ENA0_COM_SCPAD_PERR_EN_XI (1L<<8) 2269179771Sdavidch#define BCE_MISC_PERR_ENA0_CP_CTXC_PERR_EN_XI (1L<<9) 2270179771Sdavidch#define BCE_MISC_PERR_ENA0_CP_SCPAD_PERR_EN_XI (1L<<10) 2271179771Sdavidch#define BCE_MISC_PERR_ENA0_RXP_RBUFC_PERR_EN_XI (1L<<11) 2272179771Sdavidch#define BCE_MISC_PERR_ENA0_RXP_CTXC_PERR_EN_XI (1L<<12) 2273179771Sdavidch#define BCE_MISC_PERR_ENA0_RXP_SCPAD_PERR_EN_XI (1L<<13) 2274179771Sdavidch#define BCE_MISC_PERR_ENA0_TPAT_SCPAD_PERR_EN_XI (1L<<14) 2275179771Sdavidch#define BCE_MISC_PERR_ENA0_TXP_CTXC_PERR_EN_XI (1L<<15) 2276179771Sdavidch#define BCE_MISC_PERR_ENA0_TXP_SCPAD_PERR_EN_XI (1L<<16) 2277179771Sdavidch#define BCE_MISC_PERR_ENA0_CS_TMEM_PERR_EN_XI (1L<<17) 2278179771Sdavidch#define BCE_MISC_PERR_ENA0_MQ_CTX_PERR_EN_XI (1L<<18) 2279179771Sdavidch#define BCE_MISC_PERR_ENA0_RPM_DFIFOMEM_PERR_EN_XI (1L<<19) 2280179771Sdavidch#define BCE_MISC_PERR_ENA0_RPC_DFIFOMEM_PERR_EN_XI (1L<<20) 2281179771Sdavidch#define BCE_MISC_PERR_ENA0_RBUF_PTRMEM_PERR_EN_XI (1L<<21) 2282179771Sdavidch#define BCE_MISC_PERR_ENA0_RBUF_DATAMEM_PERR_EN_XI (1L<<22) 2283179771Sdavidch#define BCE_MISC_PERR_ENA0_RV2P_P2IRAM_PERR_EN_XI (1L<<23) 2284179771Sdavidch#define BCE_MISC_PERR_ENA0_RV2P_P1IRAM_PERR_EN_XI (1L<<24) 2285179771Sdavidch#define BCE_MISC_PERR_ENA0_RV2P_CB1REGS_PERR_EN_XI (1L<<25) 2286179771Sdavidch#define BCE_MISC_PERR_ENA0_RV2P_CB0REGS_PERR_EN_XI (1L<<26) 2287179771Sdavidch#define BCE_MISC_PERR_ENA0_TPBUF_PERR_EN_XI (1L<<27) 2288179771Sdavidch#define BCE_MISC_PERR_ENA0_THBUF_PERR_EN_XI (1L<<28) 2289179771Sdavidch#define BCE_MISC_PERR_ENA0_TDMA_PERR_EN_XI (1L<<29) 2290179771Sdavidch#define BCE_MISC_PERR_ENA0_TBDC_PERR_EN_XI (1L<<30) 2291179771Sdavidch#define BCE_MISC_PERR_ENA0_TSCH_LR_PERR_EN_XI (1L<<31) 2292157642Sps 2293157642Sps#define BCE_MISC_PERR_ENA1 0x000008a8 2294157642Sps#define BCE_MISC_PERR_ENA1_RV2P_MISC_CB1REGS (1L<<0) 2295157642Sps#define BCE_MISC_PERR_ENA1_RV2P_MISC_P1IRAM (1L<<1) 2296157642Sps#define BCE_MISC_PERR_ENA1_RV2P_MISC_P2IRAM (1L<<2) 2297157642Sps#define BCE_MISC_PERR_ENA1_RXP_MISC_CTXC (1L<<3) 2298157642Sps#define BCE_MISC_PERR_ENA1_RXP_MISC_REGF (1L<<4) 2299157642Sps#define BCE_MISC_PERR_ENA1_RXP_MISC_SCPAD (1L<<5) 2300157642Sps#define BCE_MISC_PERR_ENA1_RXP_MISC_RBUFC (1L<<6) 2301157642Sps#define BCE_MISC_PERR_ENA1_TBDC_MISC (1L<<7) 2302157642Sps#define BCE_MISC_PERR_ENA1_TDMA_MISC (1L<<8) 2303157642Sps#define BCE_MISC_PERR_ENA1_THBUF_MISC_MB0 (1L<<9) 2304157642Sps#define BCE_MISC_PERR_ENA1_THBUF_MISC_MB1 (1L<<10) 2305157642Sps#define BCE_MISC_PERR_ENA1_TPAT_MISC_REGF (1L<<11) 2306157642Sps#define BCE_MISC_PERR_ENA1_TPAT_MISC_SCPAD (1L<<12) 2307157642Sps#define BCE_MISC_PERR_ENA1_TPBUF_MISC_MB (1L<<13) 2308157642Sps#define BCE_MISC_PERR_ENA1_TSCH_MISC_LR (1L<<14) 2309157642Sps#define BCE_MISC_PERR_ENA1_TXP_MISC_CTXC (1L<<15) 2310157642Sps#define BCE_MISC_PERR_ENA1_TXP_MISC_REGF (1L<<16) 2311157642Sps#define BCE_MISC_PERR_ENA1_TXP_MISC_SCPAD (1L<<17) 2312157642Sps#define BCE_MISC_PERR_ENA1_UMP_MISC_FIORX (1L<<18) 2313157642Sps#define BCE_MISC_PERR_ENA1_UMP_MISC_FIOTX (1L<<19) 2314157642Sps#define BCE_MISC_PERR_ENA1_UMP_MISC_RX (1L<<20) 2315157642Sps#define BCE_MISC_PERR_ENA1_UMP_MISC_TX (1L<<21) 2316157642Sps#define BCE_MISC_PERR_ENA1_RDMAQ_MISC (1L<<22) 2317157642Sps#define BCE_MISC_PERR_ENA1_CSQ_MISC (1L<<23) 2318157642Sps#define BCE_MISC_PERR_ENA1_CPQ_MISC (1L<<24) 2319157642Sps#define BCE_MISC_PERR_ENA1_MCPQ_MISC (1L<<25) 2320157642Sps#define BCE_MISC_PERR_ENA1_RV2PMQ_MISC (1L<<26) 2321157642Sps#define BCE_MISC_PERR_ENA1_RV2PPQ_MISC (1L<<27) 2322157642Sps#define BCE_MISC_PERR_ENA1_RV2PTQ_MISC (1L<<28) 2323157642Sps#define BCE_MISC_PERR_ENA1_RXPQ_MISC (1L<<29) 2324157642Sps#define BCE_MISC_PERR_ENA1_RXPCQ_MISC (1L<<30) 2325157642Sps#define BCE_MISC_PERR_ENA1_RLUPQ_MISC (1L<<31) 2326179771Sdavidch#define BCE_MISC_PERR_ENA1_RBDC_PERR_EN_XI (1L<<0) 2327179771Sdavidch#define BCE_MISC_PERR_ENA1_RDMA_DFIFO_PERR_EN_XI (1L<<2) 2328179771Sdavidch#define BCE_MISC_PERR_ENA1_HC_STATS_PERR_EN_XI (1L<<3) 2329179771Sdavidch#define BCE_MISC_PERR_ENA1_HC_MSIX_PERR_EN_XI (1L<<4) 2330179771Sdavidch#define BCE_MISC_PERR_ENA1_HC_PRODUCSTB_PERR_EN_XI (1L<<5) 2331179771Sdavidch#define BCE_MISC_PERR_ENA1_HC_CONSUMSTB_PERR_EN_XI (1L<<6) 2332179771Sdavidch#define BCE_MISC_PERR_ENA1_TPATQ_PERR_EN_XI (1L<<7) 2333179771Sdavidch#define BCE_MISC_PERR_ENA1_MCPQ_PERR_EN_XI (1L<<8) 2334179771Sdavidch#define BCE_MISC_PERR_ENA1_TDMAQ_PERR_EN_XI (1L<<9) 2335179771Sdavidch#define BCE_MISC_PERR_ENA1_TXPQ_PERR_EN_XI (1L<<10) 2336179771Sdavidch#define BCE_MISC_PERR_ENA1_COMTQ_PERR_EN_XI (1L<<11) 2337179771Sdavidch#define BCE_MISC_PERR_ENA1_COMQ_PERR_EN_XI (1L<<12) 2338179771Sdavidch#define BCE_MISC_PERR_ENA1_RLUPQ_PERR_EN_XI (1L<<13) 2339179771Sdavidch#define BCE_MISC_PERR_ENA1_RXPQ_PERR_EN_XI (1L<<14) 2340179771Sdavidch#define BCE_MISC_PERR_ENA1_RV2PPQ_PERR_EN_XI (1L<<15) 2341179771Sdavidch#define BCE_MISC_PERR_ENA1_RDMAQ_PERR_EN_XI (1L<<16) 2342179771Sdavidch#define BCE_MISC_PERR_ENA1_TASQ_PERR_EN_XI (1L<<17) 2343179771Sdavidch#define BCE_MISC_PERR_ENA1_TBDRQ_PERR_EN_XI (1L<<18) 2344179771Sdavidch#define BCE_MISC_PERR_ENA1_TSCHQ_PERR_EN_XI (1L<<19) 2345179771Sdavidch#define BCE_MISC_PERR_ENA1_COMXQ_PERR_EN_XI (1L<<20) 2346179771Sdavidch#define BCE_MISC_PERR_ENA1_RXPCQ_PERR_EN_XI (1L<<21) 2347179771Sdavidch#define BCE_MISC_PERR_ENA1_RV2PTQ_PERR_EN_XI (1L<<22) 2348179771Sdavidch#define BCE_MISC_PERR_ENA1_RV2PMQ_PERR_EN_XI (1L<<23) 2349179771Sdavidch#define BCE_MISC_PERR_ENA1_CPQ_PERR_EN_XI (1L<<24) 2350179771Sdavidch#define BCE_MISC_PERR_ENA1_CSQ_PERR_EN_XI (1L<<25) 2351179771Sdavidch#define BCE_MISC_PERR_ENA1_RLUP_CID_PERR_EN_XI (1L<<26) 2352179771Sdavidch#define BCE_MISC_PERR_ENA1_RV2PCS_TMEM_PERR_EN_XI (1L<<27) 2353179771Sdavidch#define BCE_MISC_PERR_ENA1_RV2PCSQ_PERR_EN_XI (1L<<28) 2354179771Sdavidch#define BCE_MISC_PERR_ENA1_MQ_IDX_PERR_EN_XI (1L<<29) 2355157642Sps 2356157642Sps#define BCE_MISC_PERR_ENA2 0x000008ac 2357157642Sps#define BCE_MISC_PERR_ENA2_COMQ_MISC (1L<<0) 2358157642Sps#define BCE_MISC_PERR_ENA2_COMXQ_MISC (1L<<1) 2359157642Sps#define BCE_MISC_PERR_ENA2_COMTQ_MISC (1L<<2) 2360157642Sps#define BCE_MISC_PERR_ENA2_TSCHQ_MISC (1L<<3) 2361157642Sps#define BCE_MISC_PERR_ENA2_TBDRQ_MISC (1L<<4) 2362157642Sps#define BCE_MISC_PERR_ENA2_TXPQ_MISC (1L<<5) 2363157642Sps#define BCE_MISC_PERR_ENA2_TDMAQ_MISC (1L<<6) 2364157642Sps#define BCE_MISC_PERR_ENA2_TPATQ_MISC (1L<<7) 2365157642Sps#define BCE_MISC_PERR_ENA2_TASQ_MISC (1L<<8) 2366179771Sdavidch#define BCE_MISC_PERR_ENA2_TGT_FIFO_PERR_EN_XI (1L<<0) 2367179771Sdavidch#define BCE_MISC_PERR_ENA2_UMP_TX_PERR_EN_XI (1L<<1) 2368179771Sdavidch#define BCE_MISC_PERR_ENA2_UMP_RX_PERR_EN_XI (1L<<2) 2369179771Sdavidch#define BCE_MISC_PERR_ENA2_MCP_ROM_PERR_EN_XI (1L<<3) 2370179771Sdavidch#define BCE_MISC_PERR_ENA2_MCP_SCPAD_PERR_EN_XI (1L<<4) 2371179771Sdavidch#define BCE_MISC_PERR_ENA2_HB_MEM_PERR_EN_XI (1L<<5) 2372179771Sdavidch#define BCE_MISC_PERR_ENA2_PCIE_REPLAY_PERR_EN_XI (1L<<6) 2373157642Sps 2374157642Sps#define BCE_MISC_DEBUG_VECTOR_SEL 0x000008b0 2375157642Sps#define BCE_MISC_DEBUG_VECTOR_SEL_0 (0xfffL<<0) 2376157642Sps#define BCE_MISC_DEBUG_VECTOR_SEL_1 (0xfffL<<12) 2377179771Sdavidch#define BCE_MISC_DEBUG_VECTOR_SEL_1_XI (0xfffL<<15) 2378157642Sps 2379157642Sps#define BCE_MISC_VREG_CONTROL 0x000008b4 2380157642Sps#define BCE_MISC_VREG_CONTROL_1_2 (0xfL<<0) 2381179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_XI (0xfL<<0) 2382179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS14_XI (0L<<0) 2383179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS12_XI (1L<<0) 2384179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS10_XI (2L<<0) 2385179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS8_XI (3L<<0) 2386179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS6_XI (4L<<0) 2387179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS4_XI (5L<<0) 2388179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_PLUS2_XI (6L<<0) 2389179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_NOM_XI (7L<<0) 2390179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS2_XI (8L<<0) 2391179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS4_XI (9L<<0) 2392179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS6_XI (10L<<0) 2393179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS8_XI (11L<<0) 2394179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS10_XI (12L<<0) 2395179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS12_XI (13L<<0) 2396179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS14_XI (14L<<0) 2397179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MAIN_MINUS16_XI (15L<<0) 2398157642Sps#define BCE_MISC_VREG_CONTROL_2_5 (0xfL<<4) 2399179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_PLUS14 (0L<<4) 2400179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_PLUS12 (1L<<4) 2401179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_PLUS10 (2L<<4) 2402179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_PLUS8 (3L<<4) 2403179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_PLUS6 (4L<<4) 2404179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_PLUS4 (5L<<4) 2405179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_PLUS2 (6L<<4) 2406179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_NOM (7L<<4) 2407179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_MINUS2 (8L<<4) 2408179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_MINUS4 (9L<<4) 2409179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_MINUS6 (10L<<4) 2410179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_MINUS8 (11L<<4) 2411179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_MINUS10 (12L<<4) 2412179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_MINUS12 (13L<<4) 2413179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_MINUS14 (14L<<4) 2414179771Sdavidch#define BCE_MISC_VREG_CONTROL_2_5_MINUS16 (15L<<4) 2415179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT (0xfL<<8) 2416179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS14 (0L<<8) 2417179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS12 (1L<<8) 2418179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS10 (2L<<8) 2419179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS8 (3L<<8) 2420179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS6 (4L<<8) 2421179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS4 (5L<<8) 2422179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_PLUS2 (6L<<8) 2423179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_NOM (7L<<8) 2424179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS2 (8L<<8) 2425179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS4 (9L<<8) 2426179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS6 (10L<<8) 2427179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS8 (11L<<8) 2428179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS10 (12L<<8) 2429179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS12 (13L<<8) 2430179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS14 (14L<<8) 2431179771Sdavidch#define BCE_MISC_VREG_CONTROL_1_0_MGMT_MINUS16 (15L<<8) 2432157642Sps 2433157642Sps#define BCE_MISC_FINAL_CLK_CTL_VAL 0x000008b8 2434157642Sps#define BCE_MISC_FINAL_CLK_CTL_VAL_MISC_FINAL_CLK_CTL_VAL (0x3ffffffL<<6) 2435157642Sps 2436179771Sdavidch#define BCE_MISC_GP_HW_CTL0 0x000008bc 2437179771Sdavidch#define BCE_MISC_GP_HW_CTL0_TX_DRIVE (1L<<0) 2438179771Sdavidch#define BCE_MISC_GP_HW_CTL0_RMII_MODE (1L<<1) 2439179771Sdavidch#define BCE_MISC_GP_HW_CTL0_RMII_CRSDV_SEL (1L<<2) 2440179771Sdavidch#define BCE_MISC_GP_HW_CTL0_RVMII_MODE (1L<<3) 2441179771Sdavidch#define BCE_MISC_GP_HW_CTL0_FLASH_SAMP_SCLK_NEGEDGE_TE (1L<<4) 2442179771Sdavidch#define BCE_MISC_GP_HW_CTL0_HIDDEN_REVISION_ID_TE (1L<<5) 2443179771Sdavidch#define BCE_MISC_GP_HW_CTL0_HC_CNTL_TMOUT_CTR_RST_TE (1L<<6) 2444179771Sdavidch#define BCE_MISC_GP_HW_CTL0_RESERVED1_XI (0x7L<<4) 2445179771Sdavidch#define BCE_MISC_GP_HW_CTL0_ENA_CORE_RST_ON_MAIN_PWR_GOING_AWAY (1L<<7) 2446179771Sdavidch#define BCE_MISC_GP_HW_CTL0_ENA_SEL_VAUX_B_IN_L2_TE (1L<<8) 2447179771Sdavidch#define BCE_MISC_GP_HW_CTL0_GRC_BNK_FREE_FIX_TE (1L<<9) 2448179771Sdavidch#define BCE_MISC_GP_HW_CTL0_LED_ACT_SEL_TE (1L<<10) 2449179771Sdavidch#define BCE_MISC_GP_HW_CTL0_RESERVED2_XI (0x7L<<8) 2450179771Sdavidch#define BCE_MISC_GP_HW_CTL0_UP1_DEF0 (1L<<11) 2451179771Sdavidch#define BCE_MISC_GP_HW_CTL0_FIBER_MODE_DIS_DEF (1L<<12) 2452179771Sdavidch#define BCE_MISC_GP_HW_CTL0_FORCE2500_DEF (1L<<13) 2453179771Sdavidch#define BCE_MISC_GP_HW_CTL0_AUTODETECT_DIS_DEF (1L<<14) 2454179771Sdavidch#define BCE_MISC_GP_HW_CTL0_PARALLEL_DETECT_DEF (1L<<15) 2455179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI (0xfL<<16) 2456179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_3MA (0L<<16) 2457179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P5MA (1L<<16) 2458179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_2P0MA (3L<<16) 2459179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P5MA (5L<<16) 2460179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_1P0MA (7L<<16) 2461179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_DAI_PWRDN (15L<<16) 2462179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_PRE2DIS (1L<<20) 2463179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_PRE1DIS (1L<<21) 2464179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT (0x3L<<22) 2465179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M6P (0L<<22) 2466179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT_M0P (1L<<22) 2467179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P0P (2L<<22) 2468179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_CTAT_P6P (3L<<22) 2469179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT (0x3L<<24) 2470179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M6P (0L<<24) 2471179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT_M0P (1L<<24) 2472179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P0P (2L<<24) 2473179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_PTAT_P6P (3L<<24) 2474179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ (0x3L<<26) 2475179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_240UA (0L<<26) 2476179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_160UA (1L<<26) 2477179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_400UA (2L<<26) 2478179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_IAMP_ADJ_320UA (3L<<26) 2479179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ (0x3L<<28) 2480179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_240UA (0L<<28) 2481179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_160UA (1L<<28) 2482179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_400UA (2L<<28) 2483179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_ICBUF_ADJ_320UA (3L<<28) 2484179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ (0x3L<<30) 2485179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P57 (0L<<30) 2486179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P45 (1L<<30) 2487179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P62 (2L<<30) 2488179771Sdavidch#define BCE_MISC_GP_HW_CTL0_OSCCTRL_XTAL_ADJ_1P66 (3L<<30) 2489157642Sps 2490179771Sdavidch#define BCE_MISC_GP_HW_CTL1 0x000008c0 2491179771Sdavidch#define BCE_MISC_GP_HW_CTL1_1_ATTN_BTN_PRSNT_TE (1L<<0) 2492179771Sdavidch#define BCE_MISC_GP_HW_CTL1_1_ATTN_IND_PRSNT_TE (1L<<1) 2493179771Sdavidch#define BCE_MISC_GP_HW_CTL1_1_PWR_IND_PRSNT_TE (1L<<2) 2494179771Sdavidch#define BCE_MISC_GP_HW_CTL1_0_PCIE_LOOPBACK_TE (1L<<3) 2495179771Sdavidch#define BCE_MISC_GP_HW_CTL1_RESERVED_SOFT_XI (0xffffL<<0) 2496179771Sdavidch#define BCE_MISC_GP_HW_CTL1_RESERVED_HARD_XI (0xffffL<<16) 2497157642Sps 2498179771Sdavidch#define BCE_MISC_NEW_HW_CTL 0x000008c4 2499179771Sdavidch#define BCE_MISC_NEW_HW_CTL_MAIN_POR_BYPASS (1L<<0) 2500179771Sdavidch#define BCE_MISC_NEW_HW_CTL_RINGOSC_ENABLE (1L<<1) 2501179771Sdavidch#define BCE_MISC_NEW_HW_CTL_RINGOSC_SEL0 (1L<<2) 2502179771Sdavidch#define BCE_MISC_NEW_HW_CTL_RINGOSC_SEL1 (1L<<3) 2503179771Sdavidch#define BCE_MISC_NEW_HW_CTL_RESERVED_SHARED (0xfffL<<4) 2504179771Sdavidch#define BCE_MISC_NEW_HW_CTL_RESERVED_SPLIT (0xffffL<<16) 2505157642Sps 2506179771Sdavidch#define BCE_MISC_NEW_CORE_CTL 0x000008c8 2507179771Sdavidch#define BCE_MISC_NEW_CORE_CTL_LINK_HOLDOFF_SUCCESS (1L<<0) 2508179771Sdavidch#define BCE_MISC_NEW_CORE_CTL_LINK_HOLDOFF_REQ (1L<<1) 2509179771Sdavidch#define BCE_MISC_NEW_CORE_CTL_DMA_ENABLE (1L<<16) 2510179771Sdavidch#define BCE_MISC_NEW_CORE_CTL_RESERVED_CMN (0x3fffL<<2) 2511179771Sdavidch#define BCE_MISC_NEW_CORE_CTL_RESERVED_TC (0xffffL<<16) 2512157642Sps 2513179771Sdavidch#define BCE_MISC_ECO_HW_CTL 0x000008cc 2514179771Sdavidch#define BCE_MISC_ECO_HW_CTL_LARGE_GRC_TMOUT_EN (1L<<0) 2515179771Sdavidch#define BCE_MISC_ECO_HW_CTL_RESERVED_SOFT (0x7fffL<<1) 2516179771Sdavidch#define BCE_MISC_ECO_HW_CTL_RESERVED_HARD (0xffffL<<16) 2517157642Sps 2518179771Sdavidch#define BCE_MISC_ECO_CORE_CTL 0x000008d0 2519179771Sdavidch#define BCE_MISC_ECO_CORE_CTL_RESERVED_SOFT (0xffffL<<0) 2520179771Sdavidch#define BCE_MISC_ECO_CORE_CTL_RESERVED_HARD (0xffffL<<16) 2521157642Sps 2522179771Sdavidch#define BCE_MISC_PPIO 0x000008d4 2523179771Sdavidch#define BCE_MISC_PPIO_VALUE (0xfL<<0) 2524179771Sdavidch#define BCE_MISC_PPIO_SET (0xfL<<8) 2525179771Sdavidch#define BCE_MISC_PPIO_CLR (0xfL<<16) 2526179771Sdavidch#define BCE_MISC_PPIO_FLOAT (0xfL<<24) 2527157642Sps 2528179771Sdavidch#define BCE_MISC_PPIO_INT 0x000008d8 2529179771Sdavidch#define BCE_MISC_PPIO_INT_INT_STATE (0xfL<<0) 2530179771Sdavidch#define BCE_MISC_PPIO_INT_OLD_VALUE (0xfL<<8) 2531179771Sdavidch#define BCE_MISC_PPIO_INT_OLD_SET (0xfL<<16) 2532179771Sdavidch#define BCE_MISC_PPIO_INT_OLD_CLR (0xfL<<24) 2533157642Sps 2534179771Sdavidch#define BCE_MISC_RESET_NUMS 0x000008dc 2535179771Sdavidch#define BCE_MISC_RESET_NUMS_NUM_HARD_RESETS (0x7L<<0) 2536179771Sdavidch#define BCE_MISC_RESET_NUMS_NUM_PCIE_RESETS (0x7L<<4) 2537179771Sdavidch#define BCE_MISC_RESET_NUMS_NUM_PERSTB_RESETS (0x7L<<8) 2538179771Sdavidch#define BCE_MISC_RESET_NUMS_NUM_CMN_RESETS (0x7L<<12) 2539179771Sdavidch#define BCE_MISC_RESET_NUMS_NUM_PORT_RESETS (0x7L<<16) 2540157642Sps 2541179771Sdavidch#define BCE_MISC_CS16_ERR 0x000008e0 2542179771Sdavidch#define BCE_MISC_CS16_ERR_ENA_PCI (1L<<0) 2543179771Sdavidch#define BCE_MISC_CS16_ERR_ENA_RDMA (1L<<1) 2544179771Sdavidch#define BCE_MISC_CS16_ERR_ENA_TDMA (1L<<2) 2545179771Sdavidch#define BCE_MISC_CS16_ERR_ENA_EMAC (1L<<3) 2546179771Sdavidch#define BCE_MISC_CS16_ERR_ENA_CTX (1L<<4) 2547179771Sdavidch#define BCE_MISC_CS16_ERR_ENA_TBDR (1L<<5) 2548179771Sdavidch#define BCE_MISC_CS16_ERR_ENA_RBDC (1L<<6) 2549179771Sdavidch#define BCE_MISC_CS16_ERR_ENA_COM (1L<<7) 2550179771Sdavidch#define BCE_MISC_CS16_ERR_ENA_CP (1L<<8) 2551179771Sdavidch#define BCE_MISC_CS16_ERR_STA_PCI (1L<<16) 2552179771Sdavidch#define BCE_MISC_CS16_ERR_STA_RDMA (1L<<17) 2553179771Sdavidch#define BCE_MISC_CS16_ERR_STA_TDMA (1L<<18) 2554179771Sdavidch#define BCE_MISC_CS16_ERR_STA_EMAC (1L<<19) 2555179771Sdavidch#define BCE_MISC_CS16_ERR_STA_CTX (1L<<20) 2556179771Sdavidch#define BCE_MISC_CS16_ERR_STA_TBDR (1L<<21) 2557179771Sdavidch#define BCE_MISC_CS16_ERR_STA_RBDC (1L<<22) 2558179771Sdavidch#define BCE_MISC_CS16_ERR_STA_COM (1L<<23) 2559179771Sdavidch#define BCE_MISC_CS16_ERR_STA_CP (1L<<24) 2560157642Sps 2561179771Sdavidch#define BCE_MISC_SPIO_EVENT 0x000008e4 2562179771Sdavidch#define BCE_MISC_SPIO_EVENT_ENABLE (0xffL<<0) 2563157642Sps 2564179771Sdavidch#define BCE_MISC_PPIO_EVENT 0x000008e8 2565179771Sdavidch#define BCE_MISC_PPIO_EVENT_ENABLE (0xfL<<0) 2566157642Sps 2567179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL 0x000008ec 2568179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_BOND_ID (0xffL<<0) 2569179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_BOND_ID_X (0L<<0) 2570179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_BOND_ID_C (3L<<0) 2571179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_BOND_ID_S (12L<<0) 2572179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY_CTRL_STRAP (0x7L<<8) 2573179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PORT_SWAP_PIN (1L<<11) 2574179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_SERDES1_SIGDET (1L<<12) 2575179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_SERDES0_SIGDET (1L<<13) 2576179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY1_SIGDET (1L<<14) 2577179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY0_SIGDET (1L<<15) 2578179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_LCPLL_RST (1L<<16) 2579179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_SERDES1_RST (1L<<17) 2580179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_SERDES0_RST (1L<<18) 2581179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY1_RST (1L<<19) 2582179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY0_RST (1L<<20) 2583179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY_CTRL (0x7L<<21) 2584179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PORT_SWAP (1L<<24) 2585179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_STRAP_OVERRIDE (1L<<25) 2586179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ (0xfL<<26) 2587179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER1_IDDQ (1L<<26) 2588179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_SER0_IDDQ (2L<<26) 2589179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY1_IDDQ (4L<<26) 2590179771Sdavidch#define BCE_MISC_DUAL_MEDIA_CTRL_PHY_SERDES_IDDQ_PHY0_IDDQ (8L<<26) 2591157642Sps 2592179771Sdavidch#define BCE_MISC_OTP_CMD1 0x000008f0 2593179771Sdavidch#define BCE_MISC_OTP_CMD1_FMODE (0x7L<<0) 2594179771Sdavidch#define BCE_MISC_OTP_CMD1_FMODE_IDLE (0L<<0) 2595179771Sdavidch#define BCE_MISC_OTP_CMD1_FMODE_WRITE (1L<<0) 2596179771Sdavidch#define BCE_MISC_OTP_CMD1_FMODE_INIT (2L<<0) 2597179771Sdavidch#define BCE_MISC_OTP_CMD1_FMODE_SET (3L<<0) 2598179771Sdavidch#define BCE_MISC_OTP_CMD1_FMODE_RST (4L<<0) 2599179771Sdavidch#define BCE_MISC_OTP_CMD1_FMODE_VERIFY (5L<<0) 2600179771Sdavidch#define BCE_MISC_OTP_CMD1_FMODE_RESERVED0 (6L<<0) 2601179771Sdavidch#define BCE_MISC_OTP_CMD1_FMODE_RESERVED1 (7L<<0) 2602179771Sdavidch#define BCE_MISC_OTP_CMD1_USEPINS (1L<<8) 2603179771Sdavidch#define BCE_MISC_OTP_CMD1_PROGSEL (1L<<9) 2604179771Sdavidch#define BCE_MISC_OTP_CMD1_PROGSTART (1L<<10) 2605179771Sdavidch#define BCE_MISC_OTP_CMD1_PCOUNT (0x7L<<16) 2606179771Sdavidch#define BCE_MISC_OTP_CMD1_PBYP (1L<<19) 2607179771Sdavidch#define BCE_MISC_OTP_CMD1_VSEL (0xfL<<20) 2608179771Sdavidch#define BCE_MISC_OTP_CMD1_TM (0x7L<<27) 2609179771Sdavidch#define BCE_MISC_OTP_CMD1_SADBYP (1L<<30) 2610179771Sdavidch#define BCE_MISC_OTP_CMD1_DEBUG (1L<<31) 2611157642Sps 2612179771Sdavidch#define BCE_MISC_OTP_CMD2 0x000008f4 2613179771Sdavidch#define BCE_MISC_OTP_CMD2_OTP_ROM_ADDR (0x3ffL<<0) 2614179771Sdavidch#define BCE_MISC_OTP_CMD2_DOSEL (0x7fL<<16) 2615179771Sdavidch#define BCE_MISC_OTP_CMD2_DOSEL_0 (0L<<16) 2616179771Sdavidch#define BCE_MISC_OTP_CMD2_DOSEL_1 (1L<<16) 2617179771Sdavidch#define BCE_MISC_OTP_CMD2_DOSEL_127 (127L<<16) 2618157642Sps 2619179771Sdavidch#define BCE_MISC_OTP_STATUS 0x000008f8 2620179771Sdavidch#define BCE_MISC_OTP_STATUS_DATA (0xffL<<0) 2621179771Sdavidch#define BCE_MISC_OTP_STATUS_VALID (1L<<8) 2622179771Sdavidch#define BCE_MISC_OTP_STATUS_BUSY (1L<<9) 2623179771Sdavidch#define BCE_MISC_OTP_STATUS_BUSYSM (1L<<10) 2624179771Sdavidch#define BCE_MISC_OTP_STATUS_DONE (1L<<11) 2625179771Sdavidch 2626179771Sdavidch#define BCE_MISC_OTP_SHIFT1_CMD 0x000008fc 2627179771Sdavidch#define BCE_MISC_OTP_SHIFT1_CMD_RESET_MODE_N (1L<<0) 2628179771Sdavidch#define BCE_MISC_OTP_SHIFT1_CMD_SHIFT_DONE (1L<<1) 2629179771Sdavidch#define BCE_MISC_OTP_SHIFT1_CMD_SHIFT_START (1L<<2) 2630179771Sdavidch#define BCE_MISC_OTP_SHIFT1_CMD_LOAD_DATA (1L<<3) 2631179771Sdavidch#define BCE_MISC_OTP_SHIFT1_CMD_SHIFT_SELECT (0x1fL<<8) 2632179771Sdavidch 2633179771Sdavidch#define BCE_MISC_OTP_SHIFT1_DATA 0x00000900 2634179771Sdavidch#define BCE_MISC_OTP_SHIFT2_CMD 0x00000904 2635179771Sdavidch#define BCE_MISC_OTP_SHIFT2_CMD_RESET_MODE_N (1L<<0) 2636179771Sdavidch#define BCE_MISC_OTP_SHIFT2_CMD_SHIFT_DONE (1L<<1) 2637179771Sdavidch#define BCE_MISC_OTP_SHIFT2_CMD_SHIFT_START (1L<<2) 2638179771Sdavidch#define BCE_MISC_OTP_SHIFT2_CMD_LOAD_DATA (1L<<3) 2639179771Sdavidch#define BCE_MISC_OTP_SHIFT2_CMD_SHIFT_SELECT (0x1fL<<8) 2640179771Sdavidch 2641179771Sdavidch#define BCE_MISC_OTP_SHIFT2_DATA 0x00000908 2642179771Sdavidch#define BCE_MISC_BIST_CS0 0x0000090c 2643179771Sdavidch#define BCE_MISC_BIST_CS0_MBIST_EN (1L<<0) 2644179771Sdavidch#define BCE_MISC_BIST_CS0_BIST_SETUP (0x3L<<1) 2645179771Sdavidch#define BCE_MISC_BIST_CS0_MBIST_ASYNC_RESET (1L<<3) 2646179771Sdavidch#define BCE_MISC_BIST_CS0_MBIST_DONE (1L<<8) 2647179771Sdavidch#define BCE_MISC_BIST_CS0_MBIST_GO (1L<<9) 2648179771Sdavidch#define BCE_MISC_BIST_CS0_BIST_OVERRIDE (1L<<31) 2649179771Sdavidch 2650179771Sdavidch#define BCE_MISC_BIST_MEMSTATUS0 0x00000910 2651179771Sdavidch#define BCE_MISC_BIST_CS1 0x00000914 2652179771Sdavidch#define BCE_MISC_BIST_CS1_MBIST_EN (1L<<0) 2653179771Sdavidch#define BCE_MISC_BIST_CS1_BIST_SETUP (0x3L<<1) 2654179771Sdavidch#define BCE_MISC_BIST_CS1_MBIST_ASYNC_RESET (1L<<3) 2655179771Sdavidch#define BCE_MISC_BIST_CS1_MBIST_DONE (1L<<8) 2656179771Sdavidch#define BCE_MISC_BIST_CS1_MBIST_GO (1L<<9) 2657179771Sdavidch 2658179771Sdavidch#define BCE_MISC_BIST_MEMSTATUS1 0x00000918 2659179771Sdavidch#define BCE_MISC_BIST_CS2 0x0000091c 2660179771Sdavidch#define BCE_MISC_BIST_CS2_MBIST_EN (1L<<0) 2661179771Sdavidch#define BCE_MISC_BIST_CS2_BIST_SETUP (0x3L<<1) 2662179771Sdavidch#define BCE_MISC_BIST_CS2_MBIST_ASYNC_RESET (1L<<3) 2663179771Sdavidch#define BCE_MISC_BIST_CS2_MBIST_DONE (1L<<8) 2664179771Sdavidch#define BCE_MISC_BIST_CS2_MBIST_GO (1L<<9) 2665179771Sdavidch 2666179771Sdavidch#define BCE_MISC_BIST_MEMSTATUS2 0x00000920 2667179771Sdavidch#define BCE_MISC_BIST_CS3 0x00000924 2668179771Sdavidch#define BCE_MISC_BIST_CS3_MBIST_EN (1L<<0) 2669179771Sdavidch#define BCE_MISC_BIST_CS3_BIST_SETUP (0x3L<<1) 2670179771Sdavidch#define BCE_MISC_BIST_CS3_MBIST_ASYNC_RESET (1L<<3) 2671179771Sdavidch#define BCE_MISC_BIST_CS3_MBIST_DONE (1L<<8) 2672179771Sdavidch#define BCE_MISC_BIST_CS3_MBIST_GO (1L<<9) 2673179771Sdavidch 2674179771Sdavidch#define BCE_MISC_BIST_MEMSTATUS3 0x00000928 2675179771Sdavidch#define BCE_MISC_BIST_CS4 0x0000092c 2676179771Sdavidch#define BCE_MISC_BIST_CS4_MBIST_EN (1L<<0) 2677179771Sdavidch#define BCE_MISC_BIST_CS4_BIST_SETUP (0x3L<<1) 2678179771Sdavidch#define BCE_MISC_BIST_CS4_MBIST_ASYNC_RESET (1L<<3) 2679179771Sdavidch#define BCE_MISC_BIST_CS4_MBIST_DONE (1L<<8) 2680179771Sdavidch#define BCE_MISC_BIST_CS4_MBIST_GO (1L<<9) 2681179771Sdavidch 2682179771Sdavidch#define BCE_MISC_BIST_MEMSTATUS4 0x00000930 2683179771Sdavidch#define BCE_MISC_BIST_CS5 0x00000934 2684179771Sdavidch#define BCE_MISC_BIST_CS5_MBIST_EN (1L<<0) 2685179771Sdavidch#define BCE_MISC_BIST_CS5_BIST_SETUP (0x3L<<1) 2686179771Sdavidch#define BCE_MISC_BIST_CS5_MBIST_ASYNC_RESET (1L<<3) 2687179771Sdavidch#define BCE_MISC_BIST_CS5_MBIST_DONE (1L<<8) 2688179771Sdavidch#define BCE_MISC_BIST_CS5_MBIST_GO (1L<<9) 2689179771Sdavidch 2690179771Sdavidch#define BCE_MISC_BIST_MEMSTATUS5 0x00000938 2691179771Sdavidch#define BCE_MISC_MEM_TM0 0x0000093c 2692179771Sdavidch#define BCE_MISC_MEM_TM0_PCIE_REPLAY_TM (0xfL<<0) 2693179771Sdavidch#define BCE_MISC_MEM_TM0_MCP_SCPAD (0xfL<<8) 2694179771Sdavidch#define BCE_MISC_MEM_TM0_UMP_TM (0xffL<<16) 2695179771Sdavidch#define BCE_MISC_MEM_TM0_HB_MEM_TM (0xfL<<24) 2696179771Sdavidch 2697179771Sdavidch#define BCE_MISC_USPLL_CTRL 0x00000940 2698179771Sdavidch#define BCE_MISC_USPLL_CTRL_PH_DET_DIS (1L<<0) 2699179771Sdavidch#define BCE_MISC_USPLL_CTRL_FREQ_DET_DIS (1L<<1) 2700179771Sdavidch#define BCE_MISC_USPLL_CTRL_LCPX (0x3fL<<2) 2701179771Sdavidch#define BCE_MISC_USPLL_CTRL_RX (0x3L<<8) 2702179771Sdavidch#define BCE_MISC_USPLL_CTRL_VC_EN (1L<<10) 2703179771Sdavidch#define BCE_MISC_USPLL_CTRL_VCO_MG (0x3L<<11) 2704179771Sdavidch#define BCE_MISC_USPLL_CTRL_KVCO_XF (0x7L<<13) 2705179771Sdavidch#define BCE_MISC_USPLL_CTRL_KVCO_XS (0x7L<<16) 2706179771Sdavidch#define BCE_MISC_USPLL_CTRL_TESTD_EN (1L<<19) 2707179771Sdavidch#define BCE_MISC_USPLL_CTRL_TESTD_SEL (0x7L<<20) 2708179771Sdavidch#define BCE_MISC_USPLL_CTRL_TESTA_EN (1L<<23) 2709179771Sdavidch#define BCE_MISC_USPLL_CTRL_TESTA_SEL (0x3L<<24) 2710179771Sdavidch#define BCE_MISC_USPLL_CTRL_ATTEN_FREF (1L<<26) 2711179771Sdavidch#define BCE_MISC_USPLL_CTRL_DIGITAL_RST (1L<<27) 2712179771Sdavidch#define BCE_MISC_USPLL_CTRL_ANALOG_RST (1L<<28) 2713179771Sdavidch#define BCE_MISC_USPLL_CTRL_LOCK (1L<<29) 2714179771Sdavidch 2715179771Sdavidch#define BCE_MISC_PERR_STATUS0 0x00000944 2716179771Sdavidch#define BCE_MISC_PERR_STATUS0_COM_DMAE_PERR (1L<<0) 2717179771Sdavidch#define BCE_MISC_PERR_STATUS0_CP_DMAE_PERR (1L<<1) 2718179771Sdavidch#define BCE_MISC_PERR_STATUS0_RPM_ACPIBEMEM_PERR (1L<<2) 2719179771Sdavidch#define BCE_MISC_PERR_STATUS0_CTX_USAGE_CNT_PERR (1L<<3) 2720179771Sdavidch#define BCE_MISC_PERR_STATUS0_CTX_PGTBL_PERR (1L<<4) 2721179771Sdavidch#define BCE_MISC_PERR_STATUS0_CTX_CACHE_PERR (1L<<5) 2722179771Sdavidch#define BCE_MISC_PERR_STATUS0_CTX_MIRROR_PERR (1L<<6) 2723179771Sdavidch#define BCE_MISC_PERR_STATUS0_COM_CTXC_PERR (1L<<7) 2724179771Sdavidch#define BCE_MISC_PERR_STATUS0_COM_SCPAD_PERR (1L<<8) 2725179771Sdavidch#define BCE_MISC_PERR_STATUS0_CP_CTXC_PERR (1L<<9) 2726179771Sdavidch#define BCE_MISC_PERR_STATUS0_CP_SCPAD_PERR (1L<<10) 2727179771Sdavidch#define BCE_MISC_PERR_STATUS0_RXP_RBUFC_PERR (1L<<11) 2728179771Sdavidch#define BCE_MISC_PERR_STATUS0_RXP_CTXC_PERR (1L<<12) 2729179771Sdavidch#define BCE_MISC_PERR_STATUS0_RXP_SCPAD_PERR (1L<<13) 2730179771Sdavidch#define BCE_MISC_PERR_STATUS0_TPAT_SCPAD_PERR (1L<<14) 2731179771Sdavidch#define BCE_MISC_PERR_STATUS0_TXP_CTXC_PERR (1L<<15) 2732179771Sdavidch#define BCE_MISC_PERR_STATUS0_TXP_SCPAD_PERR (1L<<16) 2733179771Sdavidch#define BCE_MISC_PERR_STATUS0_CS_TMEM_PERR (1L<<17) 2734179771Sdavidch#define BCE_MISC_PERR_STATUS0_MQ_CTX_PERR (1L<<18) 2735179771Sdavidch#define BCE_MISC_PERR_STATUS0_RPM_DFIFOMEM_PERR (1L<<19) 2736179771Sdavidch#define BCE_MISC_PERR_STATUS0_RPC_DFIFOMEM_PERR (1L<<20) 2737179771Sdavidch#define BCE_MISC_PERR_STATUS0_RBUF_PTRMEM_PERR (1L<<21) 2738179771Sdavidch#define BCE_MISC_PERR_STATUS0_RBUF_DATAMEM_PERR (1L<<22) 2739179771Sdavidch#define BCE_MISC_PERR_STATUS0_RV2P_P2IRAM_PERR (1L<<23) 2740179771Sdavidch#define BCE_MISC_PERR_STATUS0_RV2P_P1IRAM_PERR (1L<<24) 2741179771Sdavidch#define BCE_MISC_PERR_STATUS0_RV2P_CB1REGS_PERR (1L<<25) 2742179771Sdavidch#define BCE_MISC_PERR_STATUS0_RV2P_CB0REGS_PERR (1L<<26) 2743179771Sdavidch#define BCE_MISC_PERR_STATUS0_TPBUF_PERR (1L<<27) 2744179771Sdavidch#define BCE_MISC_PERR_STATUS0_THBUF_PERR (1L<<28) 2745179771Sdavidch#define BCE_MISC_PERR_STATUS0_TDMA_PERR (1L<<29) 2746179771Sdavidch#define BCE_MISC_PERR_STATUS0_TBDC_PERR (1L<<30) 2747179771Sdavidch#define BCE_MISC_PERR_STATUS0_TSCH_LR_PERR (1L<<31) 2748179771Sdavidch 2749179771Sdavidch#define BCE_MISC_PERR_STATUS1 0x00000948 2750179771Sdavidch#define BCE_MISC_PERR_STATUS1_RBDC_PERR (1L<<0) 2751179771Sdavidch#define BCE_MISC_PERR_STATUS1_RDMA_DFIFO_PERR (1L<<2) 2752179771Sdavidch#define BCE_MISC_PERR_STATUS1_HC_STATS_PERR (1L<<3) 2753179771Sdavidch#define BCE_MISC_PERR_STATUS1_HC_MSIX_PERR (1L<<4) 2754179771Sdavidch#define BCE_MISC_PERR_STATUS1_HC_PRODUCSTB_PERR (1L<<5) 2755179771Sdavidch#define BCE_MISC_PERR_STATUS1_HC_CONSUMSTB_PERR (1L<<6) 2756179771Sdavidch#define BCE_MISC_PERR_STATUS1_TPATQ_PERR (1L<<7) 2757179771Sdavidch#define BCE_MISC_PERR_STATUS1_MCPQ_PERR (1L<<8) 2758179771Sdavidch#define BCE_MISC_PERR_STATUS1_TDMAQ_PERR (1L<<9) 2759179771Sdavidch#define BCE_MISC_PERR_STATUS1_TXPQ_PERR (1L<<10) 2760179771Sdavidch#define BCE_MISC_PERR_STATUS1_COMTQ_PERR (1L<<11) 2761179771Sdavidch#define BCE_MISC_PERR_STATUS1_COMQ_PERR (1L<<12) 2762179771Sdavidch#define BCE_MISC_PERR_STATUS1_RLUPQ_PERR (1L<<13) 2763179771Sdavidch#define BCE_MISC_PERR_STATUS1_RXPQ_PERR (1L<<14) 2764179771Sdavidch#define BCE_MISC_PERR_STATUS1_RV2PPQ_PERR (1L<<15) 2765179771Sdavidch#define BCE_MISC_PERR_STATUS1_RDMAQ_PERR (1L<<16) 2766179771Sdavidch#define BCE_MISC_PERR_STATUS1_TASQ_PERR (1L<<17) 2767179771Sdavidch#define BCE_MISC_PERR_STATUS1_TBDRQ_PERR (1L<<18) 2768179771Sdavidch#define BCE_MISC_PERR_STATUS1_TSCHQ_PERR (1L<<19) 2769179771Sdavidch#define BCE_MISC_PERR_STATUS1_COMXQ_PERR (1L<<20) 2770179771Sdavidch#define BCE_MISC_PERR_STATUS1_RXPCQ_PERR (1L<<21) 2771179771Sdavidch#define BCE_MISC_PERR_STATUS1_RV2PTQ_PERR (1L<<22) 2772179771Sdavidch#define BCE_MISC_PERR_STATUS1_RV2PMQ_PERR (1L<<23) 2773179771Sdavidch#define BCE_MISC_PERR_STATUS1_CPQ_PERR (1L<<24) 2774179771Sdavidch#define BCE_MISC_PERR_STATUS1_CSQ_PERR (1L<<25) 2775179771Sdavidch#define BCE_MISC_PERR_STATUS1_RLUP_CID_PERR (1L<<26) 2776179771Sdavidch#define BCE_MISC_PERR_STATUS1_RV2PCS_TMEM_PERR (1L<<27) 2777179771Sdavidch#define BCE_MISC_PERR_STATUS1_RV2PCSQ_PERR (1L<<28) 2778179771Sdavidch#define BCE_MISC_PERR_STATUS1_MQ_IDX_PERR (1L<<29) 2779179771Sdavidch 2780179771Sdavidch#define BCE_MISC_PERR_STATUS2 0x0000094c 2781179771Sdavidch#define BCE_MISC_PERR_STATUS2_TGT_FIFO_PERR (1L<<0) 2782179771Sdavidch#define BCE_MISC_PERR_STATUS2_UMP_TX_PERR (1L<<1) 2783179771Sdavidch#define BCE_MISC_PERR_STATUS2_UMP_RX_PERR (1L<<2) 2784179771Sdavidch#define BCE_MISC_PERR_STATUS2_MCP_ROM_PERR (1L<<3) 2785179771Sdavidch#define BCE_MISC_PERR_STATUS2_MCP_SCPAD_PERR (1L<<4) 2786179771Sdavidch#define BCE_MISC_PERR_STATUS2_HB_MEM_PERR (1L<<5) 2787179771Sdavidch#define BCE_MISC_PERR_STATUS2_PCIE_REPLAY_PERR (1L<<6) 2788179771Sdavidch 2789179771Sdavidch#define BCE_MISC_LCPLL_CTRL0 0x00000950 2790179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_OAC (0x7L<<0) 2791179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_OAC_NEGTWENTY (0L<<0) 2792179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_OAC_ZERO (1L<<0) 2793179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_OAC_TWENTY (3L<<0) 2794179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_OAC_FORTY (7L<<0) 2795179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_ICP_CTRL (0x7L<<3) 2796179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_ICP_CTRL_360 (0L<<3) 2797179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_ICP_CTRL_480 (1L<<3) 2798179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_ICP_CTRL_600 (3L<<3) 2799179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_ICP_CTRL_720 (7L<<3) 2800179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_BIAS_CTRL (0x3L<<6) 2801179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_PLL_OBSERVE (0x7L<<8) 2802179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_VTH_CTRL (0x3L<<11) 2803179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_VTH_CTRL_0 (0L<<11) 2804179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_VTH_CTRL_1 (1L<<11) 2805179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_VTH_CTRL_2 (2L<<11) 2806179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_PLLSEQSTART (1L<<13) 2807179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_RESERVED (1L<<14) 2808179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_CAPRETRY_EN (1L<<15) 2809179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_FREQMONITOR_EN (1L<<16) 2810179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_FREQDETRESTART_EN (1L<<17) 2811179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_FREQDETRETRY_EN (1L<<18) 2812179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_PLLFORCEFDONE_EN (1L<<19) 2813179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_PLLFORCEFDONE (1L<<20) 2814179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_PLLFORCEFPASS (1L<<21) 2815179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_PLLFORCECAPDONE_EN (1L<<22) 2816179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_PLLFORCECAPDONE (1L<<23) 2817179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_PLLFORCECAPPASS_EN (1L<<24) 2818179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_PLLFORCECAPPASS (1L<<25) 2819179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_CAPRESTART (1L<<26) 2820179771Sdavidch#define BCE_MISC_LCPLL_CTRL0_CAPSELECTM_EN (1L<<27) 2821179771Sdavidch 2822179771Sdavidch#define BCE_MISC_LCPLL_CTRL1 0x00000954 2823179771Sdavidch#define BCE_MISC_LCPLL_CTRL1_CAPSELECTM (0x1fL<<0) 2824179771Sdavidch#define BCE_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN_EN (1L<<5) 2825179771Sdavidch#define BCE_MISC_LCPLL_CTRL1_CAPFORCESLOWDOWN (1L<<6) 2826179771Sdavidch#define BCE_MISC_LCPLL_CTRL1_SLOWDN_XOR (1L<<7) 2827179771Sdavidch 2828179771Sdavidch#define BCE_MISC_LCPLL_STATUS 0x00000958 2829179771Sdavidch#define BCE_MISC_LCPLL_STATUS_FREQDONE_SM (1L<<0) 2830179771Sdavidch#define BCE_MISC_LCPLL_STATUS_FREQPASS_SM (1L<<1) 2831179771Sdavidch#define BCE_MISC_LCPLL_STATUS_PLLSEQDONE (1L<<2) 2832179771Sdavidch#define BCE_MISC_LCPLL_STATUS_PLLSEQPASS (1L<<3) 2833179771Sdavidch#define BCE_MISC_LCPLL_STATUS_PLLSTATE (0x7L<<4) 2834179771Sdavidch#define BCE_MISC_LCPLL_STATUS_CAPSTATE (0x7L<<7) 2835179771Sdavidch#define BCE_MISC_LCPLL_STATUS_CAPSELECT (0x1fL<<10) 2836179771Sdavidch#define BCE_MISC_LCPLL_STATUS_SLOWDN_INDICATOR (1L<<15) 2837179771Sdavidch#define BCE_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_0 (0L<<15) 2838179771Sdavidch#define BCE_MISC_LCPLL_STATUS_SLOWDN_INDICATOR_1 (1L<<15) 2839179771Sdavidch 2840179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL 0x0000095c 2841179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_FREQ_MON (1L<<5) 2842179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_FREQ_MON_OFF (0L<<5) 2843179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_FREQ_MON_ON (1L<<5) 2844179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM (0x3L<<6) 2845179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_0 (0L<<6) 2846179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_1 (1L<<6) 2847179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_2 (2L<<6) 2848179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_XTAL_ADJCM_3 (3L<<6) 2849179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ (0x3L<<8) 2850179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_0 (0L<<8) 2851179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_1 (1L<<8) 2852179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_2 (2L<<8) 2853179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_ICBUF_ADJ_3 (3L<<8) 2854179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ (0x3L<<10) 2855179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ_0 (0L<<10) 2856179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ_1 (1L<<10) 2857179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ_2 (2L<<10) 2858179771Sdavidch#define BCE_MISC_OSCFUNDS_CTRL_IAMP_ADJ_3 (3L<<10) 2859179771Sdavidch 2860179771Sdavidch 2861157642Sps/* 2862157642Sps * dma_reg definition 2863157642Sps * offset: 0xc00 2864157642Sps */ 2865157642Sps#define BCE_DMA_COMMAND 0x00000c00 2866157642Sps#define BCE_DMA_COMMAND_ENABLE (1L<<0) 2867157642Sps 2868157642Sps#define BCE_DMA_STATUS 0x00000c04 2869157642Sps#define BCE_DMA_STATUS_PAR_ERROR_STATE (1L<<0) 2870157642Sps#define BCE_DMA_STATUS_READ_TRANSFERS_STAT (1L<<16) 2871157642Sps#define BCE_DMA_STATUS_READ_DELAY_PCI_CLKS_STAT (1L<<17) 2872157642Sps#define BCE_DMA_STATUS_BIG_READ_TRANSFERS_STAT (1L<<18) 2873157642Sps#define BCE_DMA_STATUS_BIG_READ_DELAY_PCI_CLKS_STAT (1L<<19) 2874157642Sps#define BCE_DMA_STATUS_BIG_READ_RETRY_AFTER_DATA_STAT (1L<<20) 2875157642Sps#define BCE_DMA_STATUS_WRITE_TRANSFERS_STAT (1L<<21) 2876157642Sps#define BCE_DMA_STATUS_WRITE_DELAY_PCI_CLKS_STAT (1L<<22) 2877157642Sps#define BCE_DMA_STATUS_BIG_WRITE_TRANSFERS_STAT (1L<<23) 2878157642Sps#define BCE_DMA_STATUS_BIG_WRITE_DELAY_PCI_CLKS_STAT (1L<<24) 2879157642Sps#define BCE_DMA_STATUS_BIG_WRITE_RETRY_AFTER_DATA_STAT (1L<<25) 2880157642Sps 2881157642Sps#define BCE_DMA_CONFIG 0x00000c08 2882157642Sps#define BCE_DMA_CONFIG_DATA_BYTE_SWAP (1L<<0) 2883157642Sps#define BCE_DMA_CONFIG_DATA_WORD_SWAP (1L<<1) 2884157642Sps#define BCE_DMA_CONFIG_CNTL_BYTE_SWAP (1L<<4) 2885157642Sps#define BCE_DMA_CONFIG_CNTL_WORD_SWAP (1L<<5) 2886157642Sps#define BCE_DMA_CONFIG_ONE_DMA (1L<<6) 2887157642Sps#define BCE_DMA_CONFIG_CNTL_TWO_DMA (1L<<7) 2888157642Sps#define BCE_DMA_CONFIG_CNTL_FPGA_MODE (1L<<8) 2889157642Sps#define BCE_DMA_CONFIG_CNTL_PING_PONG_DMA (1L<<10) 2890157642Sps#define BCE_DMA_CONFIG_CNTL_PCI_COMP_DLY (1L<<11) 2891157642Sps#define BCE_DMA_CONFIG_NO_RCHANS_IN_USE (0xfL<<12) 2892157642Sps#define BCE_DMA_CONFIG_NO_WCHANS_IN_USE (0xfL<<16) 2893157642Sps#define BCE_DMA_CONFIG_PCI_CLK_CMP_BITS (0x7L<<20) 2894157642Sps#define BCE_DMA_CONFIG_PCI_FAST_CLK_CMP (1L<<23) 2895157642Sps#define BCE_DMA_CONFIG_BIG_SIZE (0xfL<<24) 2896157642Sps#define BCE_DMA_CONFIG_BIG_SIZE_NONE (0x0L<<24) 2897157642Sps#define BCE_DMA_CONFIG_BIG_SIZE_64 (0x1L<<24) 2898157642Sps#define BCE_DMA_CONFIG_BIG_SIZE_128 (0x2L<<24) 2899157642Sps#define BCE_DMA_CONFIG_BIG_SIZE_256 (0x4L<<24) 2900157642Sps#define BCE_DMA_CONFIG_BIG_SIZE_512 (0x8L<<24) 2901157642Sps 2902157642Sps#define BCE_DMA_BLACKOUT 0x00000c0c 2903157642Sps#define BCE_DMA_BLACKOUT_RD_RETRY_BLACKOUT (0xffL<<0) 2904157642Sps#define BCE_DMA_BLACKOUT_2ND_RD_RETRY_BLACKOUT (0xffL<<8) 2905157642Sps#define BCE_DMA_BLACKOUT_WR_RETRY_BLACKOUT (0xffL<<16) 2906157642Sps 2907157642Sps#define BCE_DMA_RCHAN_STAT 0x00000c30 2908157642Sps#define BCE_DMA_RCHAN_STAT_COMP_CODE_0 (0x7L<<0) 2909157642Sps#define BCE_DMA_RCHAN_STAT_PAR_ERR_0 (1L<<3) 2910157642Sps#define BCE_DMA_RCHAN_STAT_COMP_CODE_1 (0x7L<<4) 2911157642Sps#define BCE_DMA_RCHAN_STAT_PAR_ERR_1 (1L<<7) 2912157642Sps#define BCE_DMA_RCHAN_STAT_COMP_CODE_2 (0x7L<<8) 2913157642Sps#define BCE_DMA_RCHAN_STAT_PAR_ERR_2 (1L<<11) 2914157642Sps#define BCE_DMA_RCHAN_STAT_COMP_CODE_3 (0x7L<<12) 2915157642Sps#define BCE_DMA_RCHAN_STAT_PAR_ERR_3 (1L<<15) 2916157642Sps#define BCE_DMA_RCHAN_STAT_COMP_CODE_4 (0x7L<<16) 2917157642Sps#define BCE_DMA_RCHAN_STAT_PAR_ERR_4 (1L<<19) 2918157642Sps#define BCE_DMA_RCHAN_STAT_COMP_CODE_5 (0x7L<<20) 2919157642Sps#define BCE_DMA_RCHAN_STAT_PAR_ERR_5 (1L<<23) 2920157642Sps#define BCE_DMA_RCHAN_STAT_COMP_CODE_6 (0x7L<<24) 2921157642Sps#define BCE_DMA_RCHAN_STAT_PAR_ERR_6 (1L<<27) 2922157642Sps#define BCE_DMA_RCHAN_STAT_COMP_CODE_7 (0x7L<<28) 2923157642Sps#define BCE_DMA_RCHAN_STAT_PAR_ERR_7 (1L<<31) 2924157642Sps 2925157642Sps#define BCE_DMA_WCHAN_STAT 0x00000c34 2926157642Sps#define BCE_DMA_WCHAN_STAT_COMP_CODE_0 (0x7L<<0) 2927157642Sps#define BCE_DMA_WCHAN_STAT_PAR_ERR_0 (1L<<3) 2928157642Sps#define BCE_DMA_WCHAN_STAT_COMP_CODE_1 (0x7L<<4) 2929157642Sps#define BCE_DMA_WCHAN_STAT_PAR_ERR_1 (1L<<7) 2930157642Sps#define BCE_DMA_WCHAN_STAT_COMP_CODE_2 (0x7L<<8) 2931157642Sps#define BCE_DMA_WCHAN_STAT_PAR_ERR_2 (1L<<11) 2932157642Sps#define BCE_DMA_WCHAN_STAT_COMP_CODE_3 (0x7L<<12) 2933157642Sps#define BCE_DMA_WCHAN_STAT_PAR_ERR_3 (1L<<15) 2934157642Sps#define BCE_DMA_WCHAN_STAT_COMP_CODE_4 (0x7L<<16) 2935157642Sps#define BCE_DMA_WCHAN_STAT_PAR_ERR_4 (1L<<19) 2936157642Sps#define BCE_DMA_WCHAN_STAT_COMP_CODE_5 (0x7L<<20) 2937157642Sps#define BCE_DMA_WCHAN_STAT_PAR_ERR_5 (1L<<23) 2938157642Sps#define BCE_DMA_WCHAN_STAT_COMP_CODE_6 (0x7L<<24) 2939157642Sps#define BCE_DMA_WCHAN_STAT_PAR_ERR_6 (1L<<27) 2940157642Sps#define BCE_DMA_WCHAN_STAT_COMP_CODE_7 (0x7L<<28) 2941157642Sps#define BCE_DMA_WCHAN_STAT_PAR_ERR_7 (1L<<31) 2942157642Sps 2943157642Sps#define BCE_DMA_RCHAN_ASSIGNMENT 0x00000c38 2944157642Sps#define BCE_DMA_RCHAN_ASSIGNMENT_0 (0xfL<<0) 2945157642Sps#define BCE_DMA_RCHAN_ASSIGNMENT_1 (0xfL<<4) 2946157642Sps#define BCE_DMA_RCHAN_ASSIGNMENT_2 (0xfL<<8) 2947157642Sps#define BCE_DMA_RCHAN_ASSIGNMENT_3 (0xfL<<12) 2948157642Sps#define BCE_DMA_RCHAN_ASSIGNMENT_4 (0xfL<<16) 2949157642Sps#define BCE_DMA_RCHAN_ASSIGNMENT_5 (0xfL<<20) 2950157642Sps#define BCE_DMA_RCHAN_ASSIGNMENT_6 (0xfL<<24) 2951157642Sps#define BCE_DMA_RCHAN_ASSIGNMENT_7 (0xfL<<28) 2952157642Sps 2953157642Sps#define BCE_DMA_WCHAN_ASSIGNMENT 0x00000c3c 2954157642Sps#define BCE_DMA_WCHAN_ASSIGNMENT_0 (0xfL<<0) 2955157642Sps#define BCE_DMA_WCHAN_ASSIGNMENT_1 (0xfL<<4) 2956157642Sps#define BCE_DMA_WCHAN_ASSIGNMENT_2 (0xfL<<8) 2957157642Sps#define BCE_DMA_WCHAN_ASSIGNMENT_3 (0xfL<<12) 2958157642Sps#define BCE_DMA_WCHAN_ASSIGNMENT_4 (0xfL<<16) 2959157642Sps#define BCE_DMA_WCHAN_ASSIGNMENT_5 (0xfL<<20) 2960157642Sps#define BCE_DMA_WCHAN_ASSIGNMENT_6 (0xfL<<24) 2961157642Sps#define BCE_DMA_WCHAN_ASSIGNMENT_7 (0xfL<<28) 2962157642Sps 2963157642Sps#define BCE_DMA_RCHAN_STAT_00 0x00000c40 2964157642Sps#define BCE_DMA_RCHAN_STAT_00_RCHAN_STA_HOST_ADDR_LOW (0xffffffffL<<0) 2965157642Sps 2966157642Sps#define BCE_DMA_RCHAN_STAT_01 0x00000c44 2967157642Sps#define BCE_DMA_RCHAN_STAT_01_RCHAN_STA_HOST_ADDR_HIGH (0xffffffffL<<0) 2968157642Sps 2969157642Sps#define BCE_DMA_RCHAN_STAT_02 0x00000c48 2970157642Sps#define BCE_DMA_RCHAN_STAT_02_LENGTH (0xffffL<<0) 2971157642Sps#define BCE_DMA_RCHAN_STAT_02_WORD_SWAP (1L<<16) 2972157642Sps#define BCE_DMA_RCHAN_STAT_02_BYTE_SWAP (1L<<17) 2973157642Sps#define BCE_DMA_RCHAN_STAT_02_PRIORITY_LVL (1L<<18) 2974157642Sps 2975157642Sps#define BCE_DMA_RCHAN_STAT_10 0x00000c4c 2976157642Sps#define BCE_DMA_RCHAN_STAT_11 0x00000c50 2977157642Sps#define BCE_DMA_RCHAN_STAT_12 0x00000c54 2978157642Sps#define BCE_DMA_RCHAN_STAT_20 0x00000c58 2979157642Sps#define BCE_DMA_RCHAN_STAT_21 0x00000c5c 2980157642Sps#define BCE_DMA_RCHAN_STAT_22 0x00000c60 2981157642Sps#define BCE_DMA_RCHAN_STAT_30 0x00000c64 2982157642Sps#define BCE_DMA_RCHAN_STAT_31 0x00000c68 2983157642Sps#define BCE_DMA_RCHAN_STAT_32 0x00000c6c 2984157642Sps#define BCE_DMA_RCHAN_STAT_40 0x00000c70 2985157642Sps#define BCE_DMA_RCHAN_STAT_41 0x00000c74 2986157642Sps#define BCE_DMA_RCHAN_STAT_42 0x00000c78 2987157642Sps#define BCE_DMA_RCHAN_STAT_50 0x00000c7c 2988157642Sps#define BCE_DMA_RCHAN_STAT_51 0x00000c80 2989157642Sps#define BCE_DMA_RCHAN_STAT_52 0x00000c84 2990157642Sps#define BCE_DMA_RCHAN_STAT_60 0x00000c88 2991157642Sps#define BCE_DMA_RCHAN_STAT_61 0x00000c8c 2992157642Sps#define BCE_DMA_RCHAN_STAT_62 0x00000c90 2993157642Sps#define BCE_DMA_RCHAN_STAT_70 0x00000c94 2994157642Sps#define BCE_DMA_RCHAN_STAT_71 0x00000c98 2995157642Sps#define BCE_DMA_RCHAN_STAT_72 0x00000c9c 2996157642Sps#define BCE_DMA_WCHAN_STAT_00 0x00000ca0 2997157642Sps#define BCE_DMA_WCHAN_STAT_00_WCHAN_STA_HOST_ADDR_LOW (0xffffffffL<<0) 2998157642Sps 2999157642Sps#define BCE_DMA_WCHAN_STAT_01 0x00000ca4 3000157642Sps#define BCE_DMA_WCHAN_STAT_01_WCHAN_STA_HOST_ADDR_HIGH (0xffffffffL<<0) 3001157642Sps 3002157642Sps#define BCE_DMA_WCHAN_STAT_02 0x00000ca8 3003157642Sps#define BCE_DMA_WCHAN_STAT_02_LENGTH (0xffffL<<0) 3004157642Sps#define BCE_DMA_WCHAN_STAT_02_WORD_SWAP (1L<<16) 3005157642Sps#define BCE_DMA_WCHAN_STAT_02_BYTE_SWAP (1L<<17) 3006157642Sps#define BCE_DMA_WCHAN_STAT_02_PRIORITY_LVL (1L<<18) 3007157642Sps 3008157642Sps#define BCE_DMA_WCHAN_STAT_10 0x00000cac 3009157642Sps#define BCE_DMA_WCHAN_STAT_11 0x00000cb0 3010157642Sps#define BCE_DMA_WCHAN_STAT_12 0x00000cb4 3011157642Sps#define BCE_DMA_WCHAN_STAT_20 0x00000cb8 3012157642Sps#define BCE_DMA_WCHAN_STAT_21 0x00000cbc 3013157642Sps#define BCE_DMA_WCHAN_STAT_22 0x00000cc0 3014157642Sps#define BCE_DMA_WCHAN_STAT_30 0x00000cc4 3015157642Sps#define BCE_DMA_WCHAN_STAT_31 0x00000cc8 3016157642Sps#define BCE_DMA_WCHAN_STAT_32 0x00000ccc 3017157642Sps#define BCE_DMA_WCHAN_STAT_40 0x00000cd0 3018157642Sps#define BCE_DMA_WCHAN_STAT_41 0x00000cd4 3019157642Sps#define BCE_DMA_WCHAN_STAT_42 0x00000cd8 3020157642Sps#define BCE_DMA_WCHAN_STAT_50 0x00000cdc 3021157642Sps#define BCE_DMA_WCHAN_STAT_51 0x00000ce0 3022157642Sps#define BCE_DMA_WCHAN_STAT_52 0x00000ce4 3023157642Sps#define BCE_DMA_WCHAN_STAT_60 0x00000ce8 3024157642Sps#define BCE_DMA_WCHAN_STAT_61 0x00000cec 3025157642Sps#define BCE_DMA_WCHAN_STAT_62 0x00000cf0 3026157642Sps#define BCE_DMA_WCHAN_STAT_70 0x00000cf4 3027157642Sps#define BCE_DMA_WCHAN_STAT_71 0x00000cf8 3028157642Sps#define BCE_DMA_WCHAN_STAT_72 0x00000cfc 3029157642Sps#define BCE_DMA_ARB_STAT_00 0x00000d00 3030157642Sps#define BCE_DMA_ARB_STAT_00_MASTER (0xffffL<<0) 3031157642Sps#define BCE_DMA_ARB_STAT_00_MASTER_ENC (0xffL<<16) 3032157642Sps#define BCE_DMA_ARB_STAT_00_CUR_BINMSTR (0xffL<<24) 3033157642Sps 3034157642Sps#define BCE_DMA_ARB_STAT_01 0x00000d04 3035157642Sps#define BCE_DMA_ARB_STAT_01_LPR_RPTR (0xfL<<0) 3036157642Sps#define BCE_DMA_ARB_STAT_01_LPR_WPTR (0xfL<<4) 3037157642Sps#define BCE_DMA_ARB_STAT_01_LPB_RPTR (0xfL<<8) 3038157642Sps#define BCE_DMA_ARB_STAT_01_LPB_WPTR (0xfL<<12) 3039157642Sps#define BCE_DMA_ARB_STAT_01_HPR_RPTR (0xfL<<16) 3040157642Sps#define BCE_DMA_ARB_STAT_01_HPR_WPTR (0xfL<<20) 3041157642Sps#define BCE_DMA_ARB_STAT_01_HPB_RPTR (0xfL<<24) 3042157642Sps#define BCE_DMA_ARB_STAT_01_HPB_WPTR (0xfL<<28) 3043157642Sps 3044157642Sps#define BCE_DMA_FUSE_CTRL0_CMD 0x00000f00 3045157642Sps#define BCE_DMA_FUSE_CTRL0_CMD_PWRUP_DONE (1L<<0) 3046157642Sps#define BCE_DMA_FUSE_CTRL0_CMD_SHIFT_DONE (1L<<1) 3047157642Sps#define BCE_DMA_FUSE_CTRL0_CMD_SHIFT (1L<<2) 3048157642Sps#define BCE_DMA_FUSE_CTRL0_CMD_LOAD (1L<<3) 3049157642Sps#define BCE_DMA_FUSE_CTRL0_CMD_SEL (0xfL<<8) 3050157642Sps 3051157642Sps#define BCE_DMA_FUSE_CTRL0_DATA 0x00000f04 3052157642Sps#define BCE_DMA_FUSE_CTRL1_CMD 0x00000f08 3053157642Sps#define BCE_DMA_FUSE_CTRL1_CMD_PWRUP_DONE (1L<<0) 3054157642Sps#define BCE_DMA_FUSE_CTRL1_CMD_SHIFT_DONE (1L<<1) 3055157642Sps#define BCE_DMA_FUSE_CTRL1_CMD_SHIFT (1L<<2) 3056157642Sps#define BCE_DMA_FUSE_CTRL1_CMD_LOAD (1L<<3) 3057157642Sps#define BCE_DMA_FUSE_CTRL1_CMD_SEL (0xfL<<8) 3058157642Sps 3059157642Sps#define BCE_DMA_FUSE_CTRL1_DATA 0x00000f0c 3060157642Sps#define BCE_DMA_FUSE_CTRL2_CMD 0x00000f10 3061157642Sps#define BCE_DMA_FUSE_CTRL2_CMD_PWRUP_DONE (1L<<0) 3062157642Sps#define BCE_DMA_FUSE_CTRL2_CMD_SHIFT_DONE (1L<<1) 3063157642Sps#define BCE_DMA_FUSE_CTRL2_CMD_SHIFT (1L<<2) 3064157642Sps#define BCE_DMA_FUSE_CTRL2_CMD_LOAD (1L<<3) 3065157642Sps#define BCE_DMA_FUSE_CTRL2_CMD_SEL (0xfL<<8) 3066157642Sps 3067157642Sps#define BCE_DMA_FUSE_CTRL2_DATA 0x00000f14 3068157642Sps 3069157642Sps 3070157642Sps/* 3071157642Sps * context_reg definition 3072157642Sps * offset: 0x1000 3073157642Sps */ 3074179771Sdavidch#define BCE_CTX_COMMAND 0x00001000 3075179771Sdavidch#define BCE_CTX_COMMAND_ENABLED (1L<<0) 3076179771Sdavidch#define BCE_CTX_COMMAND_DISABLE_USAGE_CNT (1L<<1) 3077179771Sdavidch#define BCE_CTX_COMMAND_DISABLE_PLRU (1L<<2) 3078179771Sdavidch#define BCE_CTX_COMMAND_DISABLE_COMBINE_READ (1L<<3) 3079179771Sdavidch#define BCE_CTX_COMMAND_FLUSH_AHEAD (0x1fL<<8) 3080179771Sdavidch#define BCE_CTX_COMMAND_MEM_INIT (1L<<13) 3081179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE (0xfL<<16) 3082179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_256 (0L<<16) 3083179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_512 (1L<<16) 3084179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_1K (2L<<16) 3085179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_2K (3L<<16) 3086179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_4K (4L<<16) 3087179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_8K (5L<<16) 3088179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_16K (6L<<16) 3089179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_32K (7L<<16) 3090179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_64K (8L<<16) 3091179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_128K (9L<<16) 3092179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_256K (10L<<16) 3093179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_512K (11L<<16) 3094179771Sdavidch#define BCE_CTX_COMMAND_PAGE_SIZE_1M (12L<<16) 3095157642Sps 3096179771Sdavidch#define BCE_CTX_STATUS 0x00001004 3097179771Sdavidch#define BCE_CTX_STATUS_LOCK_WAIT (1L<<0) 3098179771Sdavidch#define BCE_CTX_STATUS_READ_STAT (1L<<16) 3099179771Sdavidch#define BCE_CTX_STATUS_WRITE_STAT (1L<<17) 3100179771Sdavidch#define BCE_CTX_STATUS_ACC_STALL_STAT (1L<<18) 3101179771Sdavidch#define BCE_CTX_STATUS_LOCK_STALL_STAT (1L<<19) 3102179771Sdavidch#define BCE_CTX_STATUS_EXT_READ_STAT (1L<<20) 3103179771Sdavidch#define BCE_CTX_STATUS_EXT_WRITE_STAT (1L<<21) 3104179771Sdavidch#define BCE_CTX_STATUS_MISS_STAT (1L<<22) 3105179771Sdavidch#define BCE_CTX_STATUS_HIT_STAT (1L<<23) 3106179771Sdavidch#define BCE_CTX_STATUS_DEAD_LOCK (1L<<24) 3107179771Sdavidch#define BCE_CTX_STATUS_USAGE_CNT_ERR (1L<<25) 3108179771Sdavidch#define BCE_CTX_STATUS_INVALID_PAGE (1L<<26) 3109157642Sps 3110179771Sdavidch#define BCE_CTX_VIRT_ADDR 0x00001008 3111179771Sdavidch#define BCE_CTX_VIRT_ADDR_VIRT_ADDR (0x7fffL<<6) 3112157642Sps 3113179771Sdavidch#define BCE_CTX_PAGE_TBL 0x0000100c 3114179771Sdavidch#define BCE_CTX_PAGE_TBL_PAGE_TBL (0x3fffL<<6) 3115157642Sps 3116179771Sdavidch#define BCE_CTX_DATA_ADR 0x00001010 3117179771Sdavidch#define BCE_CTX_DATA_ADR_DATA_ADR (0x7ffffL<<2) 3118157642Sps 3119179771Sdavidch#define BCE_CTX_DATA 0x00001014 3120179771Sdavidch#define BCE_CTX_LOCK 0x00001018 3121179771Sdavidch#define BCE_CTX_LOCK_TYPE (0x7L<<0) 3122179771Sdavidch#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_VOID (0x0L<<0) 3123179771Sdavidch#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_PROTOCOL (0x1L<<0) 3124179771Sdavidch#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_TX (0x2L<<0) 3125179771Sdavidch#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_TIMER (0x4L<<0) 3126179771Sdavidch#define BCE_CTX_LOCK_TYPE_LOCK_TYPE_COMPLETE (0x7L<<0) 3127179771Sdavidch#define BCE_CTX_LOCK_TYPE_VOID_XI (0L<<0) 3128179771Sdavidch#define BCE_CTX_LOCK_TYPE_PROTOCOL_XI (1L<<0) 3129179771Sdavidch#define BCE_CTX_LOCK_TYPE_TX_XI (2L<<0) 3130179771Sdavidch#define BCE_CTX_LOCK_TYPE_TIMER_XI (4L<<0) 3131179771Sdavidch#define BCE_CTX_LOCK_TYPE_COMPLETE_XI (7L<<0) 3132179771Sdavidch#define BCE_CTX_LOCK_CID_VALUE (0x3fffL<<7) 3133179771Sdavidch#define BCE_CTX_LOCK_GRANTED (1L<<26) 3134179771Sdavidch#define BCE_CTX_LOCK_MODE (0x7L<<27) 3135179771Sdavidch#define BCE_CTX_LOCK_MODE_UNLOCK (0x0L<<27) 3136179771Sdavidch#define BCE_CTX_LOCK_MODE_IMMEDIATE (0x1L<<27) 3137179771Sdavidch#define BCE_CTX_LOCK_MODE_SURE (0x2L<<27) 3138179771Sdavidch#define BCE_CTX_LOCK_STATUS (1L<<30) 3139179771Sdavidch#define BCE_CTX_LOCK_REQ (1L<<31) 3140157642Sps 3141179771Sdavidch#define BCE_CTX_CTX_CTRL 0x0000101c 3142179771Sdavidch#define BCE_CTX_CTX_CTRL_CTX_ADDR (0x7ffffL<<2) 3143179771Sdavidch#define BCE_CTX_CTX_CTRL_MOD_USAGE_CNT (0x3L<<21) 3144179771Sdavidch#define BCE_CTX_CTX_CTRL_NO_RAM_ACC (1L<<23) 3145179771Sdavidch#define BCE_CTX_CTX_CTRL_PREFETCH_SIZE (0x3L<<24) 3146179771Sdavidch#define BCE_CTX_CTX_CTRL_ATTR (1L<<26) 3147179771Sdavidch#define BCE_CTX_CTX_CTRL_WRITE_REQ (1L<<30) 3148179771Sdavidch#define BCE_CTX_CTX_CTRL_READ_REQ (1L<<31) 3149157642Sps 3150179771Sdavidch#define BCE_CTX_CTX_DATA 0x00001020 3151179771Sdavidch#define BCE_CTX_ACCESS_STATUS 0x00001040 3152179771Sdavidch#define BCE_CTX_ACCESS_STATUS_MASTERENCODED (0xfL<<0) 3153179771Sdavidch#define BCE_CTX_ACCESS_STATUS_ACCESSMEMORYSM (0x3L<<10) 3154179771Sdavidch#define BCE_CTX_ACCESS_STATUS_PAGETABLEINITSM (0x3L<<12) 3155179771Sdavidch#define BCE_CTX_ACCESS_STATUS_ACCESSMEMORYINITSM (0x3L<<14) 3156179771Sdavidch#define BCE_CTX_ACCESS_STATUS_QUALIFIED_REQUEST (0x7ffL<<17) 3157179771Sdavidch#define BCE_CTX_ACCESS_STATUS_CAMMASTERENCODED_XI (0x1fL<<0) 3158179771Sdavidch#define BCE_CTX_ACCESS_STATUS_CACHEMASTERENCODED_XI (0x1fL<<5) 3159179771Sdavidch#define BCE_CTX_ACCESS_STATUS_REQUEST_XI (0x3fffffL<<10) 3160157642Sps 3161179771Sdavidch#define BCE_CTX_DBG_LOCK_STATUS 0x00001044 3162179771Sdavidch#define BCE_CTX_DBG_LOCK_STATUS_SM (0x3ffL<<0) 3163179771Sdavidch#define BCE_CTX_DBG_LOCK_STATUS_MATCH (0x3ffL<<22) 3164157642Sps 3165179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS 0x00001048 3166179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RFIFO_OVERFLOW (1L<<0) 3167179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_INVALID_READ_COMP (1L<<1) 3168179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_FLUSH_START (1L<<6) 3169179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_FREE_ENTRY_CNT (0x3fL<<7) 3170179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_CACHE_ENTRY_NEEDED (0x3fL<<13) 3171179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN0_ACTIVE (1L<<19) 3172179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN1_ACTIVE (1L<<20) 3173179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN2_ACTIVE (1L<<21) 3174179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN3_ACTIVE (1L<<22) 3175179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN4_ACTIVE (1L<<23) 3176179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN5_ACTIVE (1L<<24) 3177179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN6_ACTIVE (1L<<25) 3178179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN7_ACTIVE (1L<<26) 3179179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN8_ACTIVE (1L<<27) 3180179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN9_ACTIVE (1L<<28) 3181179771Sdavidch#define BCE_CTX_CACHE_CTRL_STATUS_RD_CHAN10_ACTIVE (1L<<29) 3182157642Sps 3183179771Sdavidch#define BCE_CTX_CACHE_CTRL_SM_STATUS 0x0000104c 3184179771Sdavidch#define BCE_CTX_CACHE_CTRL_SM_STATUS_CS_DWC (0x7L<<0) 3185179771Sdavidch#define BCE_CTX_CACHE_CTRL_SM_STATUS_CS_WFIFOC (0x7L<<3) 3186179771Sdavidch#define BCE_CTX_CACHE_CTRL_SM_STATUS_CS_RTAGC (0x7L<<6) 3187179771Sdavidch#define BCE_CTX_CACHE_CTRL_SM_STATUS_CS_RFIFOC (0x7L<<9) 3188179771Sdavidch#define BCE_CTX_CACHE_CTRL_SM_STATUS_INVALID_BLK_ADDR (0x7fffL<<16) 3189157642Sps 3190179771Sdavidch#define BCE_CTX_CACHE_STATUS 0x00001050 3191179771Sdavidch#define BCE_CTX_CACHE_STATUS_HELD_ENTRIES (0x3ffL<<0) 3192179771Sdavidch#define BCE_CTX_CACHE_STATUS_MAX_HELD_ENTRIES (0x3ffL<<16) 3193179771Sdavidch 3194179771Sdavidch#define BCE_CTX_DMA_STATUS 0x00001054 3195179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN0_STATUS (0x3L<<0) 3196179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN1_STATUS (0x3L<<2) 3197179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN2_STATUS (0x3L<<4) 3198179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN3_STATUS (0x3L<<6) 3199179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN4_STATUS (0x3L<<8) 3200179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN5_STATUS (0x3L<<10) 3201179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN6_STATUS (0x3L<<12) 3202179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN7_STATUS (0x3L<<14) 3203179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN8_STATUS (0x3L<<16) 3204179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN9_STATUS (0x3L<<18) 3205179771Sdavidch#define BCE_CTX_DMA_STATUS_RD_CHAN10_STATUS (0x3L<<20) 3206179771Sdavidch 3207179771Sdavidch#define BCE_CTX_REP_STATUS 0x00001058 3208179771Sdavidch#define BCE_CTX_REP_STATUS_ERROR_ENTRY (0x3ffL<<0) 3209179771Sdavidch#define BCE_CTX_REP_STATUS_ERROR_CLIENT_ID (0x1fL<<10) 3210179771Sdavidch#define BCE_CTX_REP_STATUS_USAGE_CNT_MAX_ERR (1L<<16) 3211179771Sdavidch#define BCE_CTX_REP_STATUS_USAGE_CNT_MIN_ERR (1L<<17) 3212179771Sdavidch#define BCE_CTX_REP_STATUS_USAGE_CNT_MISS_ERR (1L<<18) 3213179771Sdavidch 3214179771Sdavidch#define BCE_CTX_CKSUM_ERROR_STATUS 0x0000105c 3215179771Sdavidch#define BCE_CTX_CKSUM_ERROR_STATUS_CALCULATED (0xffffL<<0) 3216179771Sdavidch#define BCE_CTX_CKSUM_ERROR_STATUS_EXPECTED (0xffffL<<16) 3217179771Sdavidch 3218179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_0 0x00001080 3219179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_0_CID (0x3fffL<<0) 3220179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_0_TYPE (0x3L<<14) 3221179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_0_MODE (1L<<16) 3222179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_0_MODE_XI (1L<<14) 3223179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_0_TYPE_XI (0x7L<<15) 3224179771Sdavidch 3225179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_1 0x00001084 3226179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_2 0x00001088 3227179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_3 0x0000108c 3228179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_4 0x00001090 3229179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_5 0x00001094 3230179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_6 0x00001098 3231179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_7 0x0000109c 3232179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_8 0x000010a0 3233179771Sdavidch#define BCE_CTX_CHNL_LOCK_STATUS_9 0x000010a4 3234179771Sdavidch 3235179771Sdavidch#define BCE_CTX_CACHE_DATA 0x000010c4 3236179771Sdavidch#define BCE_CTX_HOST_PAGE_TBL_CTRL 0x000010c8 3237179771Sdavidch#define BCE_CTX_HOST_PAGE_TBL_CTRL_PAGE_TBL_ADDR (0x1ffL<<0) 3238179771Sdavidch#define BCE_CTX_HOST_PAGE_TBL_CTRL_WRITE_REQ (1L<<30) 3239179771Sdavidch#define BCE_CTX_HOST_PAGE_TBL_CTRL_READ_REQ (1L<<31) 3240179771Sdavidch 3241179771Sdavidch#define BCE_CTX_HOST_PAGE_TBL_DATA0 0x000010cc 3242179771Sdavidch#define BCE_CTX_HOST_PAGE_TBL_DATA0_VALID (1L<<0) 3243179771Sdavidch#define BCE_CTX_HOST_PAGE_TBL_DATA0_VALUE (0xffffffL<<8) 3244179771Sdavidch 3245179771Sdavidch#define BCE_CTX_HOST_PAGE_TBL_DATA1 0x000010d0 3246179771Sdavidch#define BCE_CTX_CAM_CTRL 0x000010d4 3247179771Sdavidch#define BCE_CTX_CAM_CTRL_CAM_ADDR (0x3ffL<<0) 3248179771Sdavidch#define BCE_CTX_CAM_CTRL_RESET (1L<<27) 3249179771Sdavidch#define BCE_CTX_CAM_CTRL_INVALIDATE (1L<<28) 3250179771Sdavidch#define BCE_CTX_CAM_CTRL_SEARCH (1L<<29) 3251179771Sdavidch#define BCE_CTX_CAM_CTRL_WRITE_REQ (1L<<30) 3252179771Sdavidch#define BCE_CTX_CAM_CTRL_READ_REQ (1L<<31) 3253179771Sdavidch 3254179771Sdavidch 3255157642Sps/* 3256157642Sps * emac_reg definition 3257157642Sps * offset: 0x1400 3258157642Sps */ 3259157642Sps#define BCE_EMAC_MODE 0x00001400 3260157642Sps#define BCE_EMAC_MODE_RESET (1L<<0) 3261157642Sps#define BCE_EMAC_MODE_HALF_DUPLEX (1L<<1) 3262157642Sps#define BCE_EMAC_MODE_PORT (0x3L<<2) 3263157642Sps#define BCE_EMAC_MODE_PORT_NONE (0L<<2) 3264157642Sps#define BCE_EMAC_MODE_PORT_MII (1L<<2) 3265157642Sps#define BCE_EMAC_MODE_PORT_GMII (2L<<2) 3266157642Sps#define BCE_EMAC_MODE_PORT_MII_10 (3L<<2) 3267157642Sps#define BCE_EMAC_MODE_MAC_LOOP (1L<<4) 3268157642Sps#define BCE_EMAC_MODE_25G (1L<<5) 3269157642Sps#define BCE_EMAC_MODE_TAGGED_MAC_CTL (1L<<7) 3270157642Sps#define BCE_EMAC_MODE_TX_BURST (1L<<8) 3271157642Sps#define BCE_EMAC_MODE_MAX_DEFER_DROP_ENA (1L<<9) 3272157642Sps#define BCE_EMAC_MODE_EXT_LINK_POL (1L<<10) 3273157642Sps#define BCE_EMAC_MODE_FORCE_LINK (1L<<11) 3274157642Sps#define BCE_EMAC_MODE_MPKT (1L<<18) 3275157642Sps#define BCE_EMAC_MODE_MPKT_RCVD (1L<<19) 3276157642Sps#define BCE_EMAC_MODE_ACPI_RCVD (1L<<20) 3277157642Sps 3278157642Sps#define BCE_EMAC_STATUS 0x00001404 3279157642Sps#define BCE_EMAC_STATUS_LINK (1L<<11) 3280157642Sps#define BCE_EMAC_STATUS_LINK_CHANGE (1L<<12) 3281157642Sps#define BCE_EMAC_STATUS_MI_COMPLETE (1L<<22) 3282157642Sps#define BCE_EMAC_STATUS_MI_INT (1L<<23) 3283157642Sps#define BCE_EMAC_STATUS_AP_ERROR (1L<<24) 3284157642Sps#define BCE_EMAC_STATUS_PARITY_ERROR_STATE (1L<<31) 3285157642Sps 3286157642Sps#define BCE_EMAC_ATTENTION_ENA 0x00001408 3287157642Sps#define BCE_EMAC_ATTENTION_ENA_LINK (1L<<11) 3288157642Sps#define BCE_EMAC_ATTENTION_ENA_MI_COMPLETE (1L<<22) 3289157642Sps#define BCE_EMAC_ATTENTION_ENA_MI_INT (1L<<23) 3290157642Sps#define BCE_EMAC_ATTENTION_ENA_AP_ERROR (1L<<24) 3291157642Sps 3292157642Sps#define BCE_EMAC_LED 0x0000140c 3293157642Sps#define BCE_EMAC_LED_OVERRIDE (1L<<0) 3294157642Sps#define BCE_EMAC_LED_1000MB_OVERRIDE (1L<<1) 3295157642Sps#define BCE_EMAC_LED_100MB_OVERRIDE (1L<<2) 3296157642Sps#define BCE_EMAC_LED_10MB_OVERRIDE (1L<<3) 3297157642Sps#define BCE_EMAC_LED_TRAFFIC_OVERRIDE (1L<<4) 3298157642Sps#define BCE_EMAC_LED_BLNK_TRAFFIC (1L<<5) 3299157642Sps#define BCE_EMAC_LED_TRAFFIC (1L<<6) 3300157642Sps#define BCE_EMAC_LED_1000MB (1L<<7) 3301157642Sps#define BCE_EMAC_LED_100MB (1L<<8) 3302157642Sps#define BCE_EMAC_LED_10MB (1L<<9) 3303157642Sps#define BCE_EMAC_LED_TRAFFIC_STAT (1L<<10) 3304157642Sps#define BCE_EMAC_LED_BLNK_RATE (0xfffL<<19) 3305157642Sps#define BCE_EMAC_LED_BLNK_RATE_ENA (1L<<31) 3306157642Sps 3307157642Sps#define BCE_EMAC_MAC_MATCH0 0x00001410 3308157642Sps#define BCE_EMAC_MAC_MATCH1 0x00001414 3309157642Sps#define BCE_EMAC_MAC_MATCH2 0x00001418 3310157642Sps#define BCE_EMAC_MAC_MATCH3 0x0000141c 3311157642Sps#define BCE_EMAC_MAC_MATCH4 0x00001420 3312157642Sps#define BCE_EMAC_MAC_MATCH5 0x00001424 3313157642Sps#define BCE_EMAC_MAC_MATCH6 0x00001428 3314157642Sps#define BCE_EMAC_MAC_MATCH7 0x0000142c 3315157642Sps#define BCE_EMAC_MAC_MATCH8 0x00001430 3316157642Sps#define BCE_EMAC_MAC_MATCH9 0x00001434 3317157642Sps#define BCE_EMAC_MAC_MATCH10 0x00001438 3318157642Sps#define BCE_EMAC_MAC_MATCH11 0x0000143c 3319157642Sps#define BCE_EMAC_MAC_MATCH12 0x00001440 3320157642Sps#define BCE_EMAC_MAC_MATCH13 0x00001444 3321157642Sps#define BCE_EMAC_MAC_MATCH14 0x00001448 3322157642Sps#define BCE_EMAC_MAC_MATCH15 0x0000144c 3323157642Sps#define BCE_EMAC_MAC_MATCH16 0x00001450 3324157642Sps#define BCE_EMAC_MAC_MATCH17 0x00001454 3325157642Sps#define BCE_EMAC_MAC_MATCH18 0x00001458 3326157642Sps#define BCE_EMAC_MAC_MATCH19 0x0000145c 3327157642Sps#define BCE_EMAC_MAC_MATCH20 0x00001460 3328157642Sps#define BCE_EMAC_MAC_MATCH21 0x00001464 3329157642Sps#define BCE_EMAC_MAC_MATCH22 0x00001468 3330157642Sps#define BCE_EMAC_MAC_MATCH23 0x0000146c 3331157642Sps#define BCE_EMAC_MAC_MATCH24 0x00001470 3332157642Sps#define BCE_EMAC_MAC_MATCH25 0x00001474 3333157642Sps#define BCE_EMAC_MAC_MATCH26 0x00001478 3334157642Sps#define BCE_EMAC_MAC_MATCH27 0x0000147c 3335157642Sps#define BCE_EMAC_MAC_MATCH28 0x00001480 3336157642Sps#define BCE_EMAC_MAC_MATCH29 0x00001484 3337157642Sps#define BCE_EMAC_MAC_MATCH30 0x00001488 3338157642Sps#define BCE_EMAC_MAC_MATCH31 0x0000148c 3339157642Sps#define BCE_EMAC_BACKOFF_SEED 0x00001498 3340157642Sps#define BCE_EMAC_BACKOFF_SEED_EMAC_BACKOFF_SEED (0x3ffL<<0) 3341157642Sps 3342157642Sps#define BCE_EMAC_RX_MTU_SIZE 0x0000149c 3343157642Sps#define BCE_EMAC_RX_MTU_SIZE_MTU_SIZE (0xffffL<<0) 3344157642Sps#define BCE_EMAC_RX_MTU_SIZE_JUMBO_ENA (1L<<31) 3345157642Sps 3346157642Sps#define BCE_EMAC_SERDES_CNTL 0x000014a4 3347157642Sps#define BCE_EMAC_SERDES_CNTL_RXR (0x7L<<0) 3348157642Sps#define BCE_EMAC_SERDES_CNTL_RXG (0x3L<<3) 3349157642Sps#define BCE_EMAC_SERDES_CNTL_RXCKSEL (1L<<6) 3350157642Sps#define BCE_EMAC_SERDES_CNTL_TXBIAS (0x7L<<7) 3351157642Sps#define BCE_EMAC_SERDES_CNTL_BGMAX (1L<<10) 3352157642Sps#define BCE_EMAC_SERDES_CNTL_BGMIN (1L<<11) 3353157642Sps#define BCE_EMAC_SERDES_CNTL_TXMODE (1L<<12) 3354157642Sps#define BCE_EMAC_SERDES_CNTL_TXEDGE (1L<<13) 3355157642Sps#define BCE_EMAC_SERDES_CNTL_SERDES_MODE (1L<<14) 3356157642Sps#define BCE_EMAC_SERDES_CNTL_PLLTEST (1L<<15) 3357157642Sps#define BCE_EMAC_SERDES_CNTL_CDET_EN (1L<<16) 3358157642Sps#define BCE_EMAC_SERDES_CNTL_TBI_LBK (1L<<17) 3359157642Sps#define BCE_EMAC_SERDES_CNTL_REMOTE_LBK (1L<<18) 3360157642Sps#define BCE_EMAC_SERDES_CNTL_REV_PHASE (1L<<19) 3361157642Sps#define BCE_EMAC_SERDES_CNTL_REGCTL12 (0x3L<<20) 3362157642Sps#define BCE_EMAC_SERDES_CNTL_REGCTL25 (0x3L<<22) 3363157642Sps 3364157642Sps#define BCE_EMAC_SERDES_STATUS 0x000014a8 3365157642Sps#define BCE_EMAC_SERDES_STATUS_RX_STAT (0xffL<<0) 3366157642Sps#define BCE_EMAC_SERDES_STATUS_COMMA_DET (1L<<8) 3367157642Sps 3368157642Sps#define BCE_EMAC_MDIO_COMM 0x000014ac 3369157642Sps#define BCE_EMAC_MDIO_COMM_DATA (0xffffL<<0) 3370157642Sps#define BCE_EMAC_MDIO_COMM_REG_ADDR (0x1fL<<16) 3371157642Sps#define BCE_EMAC_MDIO_COMM_PHY_ADDR (0x1fL<<21) 3372157642Sps#define BCE_EMAC_MDIO_COMM_COMMAND (0x3L<<26) 3373157642Sps#define BCE_EMAC_MDIO_COMM_COMMAND_UNDEFINED_0 (0L<<26) 3374157642Sps#define BCE_EMAC_MDIO_COMM_COMMAND_WRITE (1L<<26) 3375157642Sps#define BCE_EMAC_MDIO_COMM_COMMAND_READ (2L<<26) 3376157642Sps#define BCE_EMAC_MDIO_COMM_COMMAND_UNDEFINED_3 (3L<<26) 3377157642Sps#define BCE_EMAC_MDIO_COMM_FAIL (1L<<28) 3378157642Sps#define BCE_EMAC_MDIO_COMM_START_BUSY (1L<<29) 3379157642Sps#define BCE_EMAC_MDIO_COMM_DISEXT (1L<<30) 3380157642Sps 3381157642Sps#define BCE_EMAC_MDIO_STATUS 0x000014b0 3382157642Sps#define BCE_EMAC_MDIO_STATUS_LINK (1L<<0) 3383157642Sps#define BCE_EMAC_MDIO_STATUS_10MB (1L<<1) 3384157642Sps 3385157642Sps#define BCE_EMAC_MDIO_MODE 0x000014b4 3386157642Sps#define BCE_EMAC_MDIO_MODE_SHORT_PREAMBLE (1L<<1) 3387157642Sps#define BCE_EMAC_MDIO_MODE_AUTO_POLL (1L<<4) 3388157642Sps#define BCE_EMAC_MDIO_MODE_BIT_BANG (1L<<8) 3389157642Sps#define BCE_EMAC_MDIO_MODE_MDIO (1L<<9) 3390157642Sps#define BCE_EMAC_MDIO_MODE_MDIO_OE (1L<<10) 3391157642Sps#define BCE_EMAC_MDIO_MODE_MDC (1L<<11) 3392157642Sps#define BCE_EMAC_MDIO_MODE_MDINT (1L<<12) 3393157642Sps#define BCE_EMAC_MDIO_MODE_CLOCK_CNT (0x1fL<<16) 3394157642Sps 3395157642Sps#define BCE_EMAC_MDIO_AUTO_STATUS 0x000014b8 3396157642Sps#define BCE_EMAC_MDIO_AUTO_STATUS_AUTO_ERR (1L<<0) 3397157642Sps 3398157642Sps#define BCE_EMAC_TX_MODE 0x000014bc 3399157642Sps#define BCE_EMAC_TX_MODE_RESET (1L<<0) 3400157642Sps#define BCE_EMAC_TX_MODE_EXT_PAUSE_EN (1L<<3) 3401157642Sps#define BCE_EMAC_TX_MODE_FLOW_EN (1L<<4) 3402157642Sps#define BCE_EMAC_TX_MODE_BIG_BACKOFF (1L<<5) 3403157642Sps#define BCE_EMAC_TX_MODE_LONG_PAUSE (1L<<6) 3404157642Sps#define BCE_EMAC_TX_MODE_LINK_AWARE (1L<<7) 3405157642Sps 3406157642Sps#define BCE_EMAC_TX_STATUS 0x000014c0 3407157642Sps#define BCE_EMAC_TX_STATUS_XOFFED (1L<<0) 3408157642Sps#define BCE_EMAC_TX_STATUS_XOFF_SENT (1L<<1) 3409157642Sps#define BCE_EMAC_TX_STATUS_XON_SENT (1L<<2) 3410157642Sps#define BCE_EMAC_TX_STATUS_LINK_UP (1L<<3) 3411157642Sps#define BCE_EMAC_TX_STATUS_UNDERRUN (1L<<4) 3412157642Sps 3413157642Sps#define BCE_EMAC_TX_LENGTHS 0x000014c4 3414157642Sps#define BCE_EMAC_TX_LENGTHS_SLOT (0xffL<<0) 3415157642Sps#define BCE_EMAC_TX_LENGTHS_IPG (0xfL<<8) 3416157642Sps#define BCE_EMAC_TX_LENGTHS_IPG_CRS (0x3L<<12) 3417157642Sps 3418157642Sps#define BCE_EMAC_RX_MODE 0x000014c8 3419157642Sps#define BCE_EMAC_RX_MODE_RESET (1L<<0) 3420157642Sps#define BCE_EMAC_RX_MODE_FLOW_EN (1L<<2) 3421157642Sps#define BCE_EMAC_RX_MODE_KEEP_MAC_CONTROL (1L<<3) 3422157642Sps#define BCE_EMAC_RX_MODE_KEEP_PAUSE (1L<<4) 3423157642Sps#define BCE_EMAC_RX_MODE_ACCEPT_OVERSIZE (1L<<5) 3424157642Sps#define BCE_EMAC_RX_MODE_ACCEPT_RUNTS (1L<<6) 3425157642Sps#define BCE_EMAC_RX_MODE_LLC_CHK (1L<<7) 3426157642Sps#define BCE_EMAC_RX_MODE_PROMISCUOUS (1L<<8) 3427157642Sps#define BCE_EMAC_RX_MODE_NO_CRC_CHK (1L<<9) 3428157642Sps#define BCE_EMAC_RX_MODE_KEEP_VLAN_TAG (1L<<10) 3429157642Sps#define BCE_EMAC_RX_MODE_FILT_BROADCAST (1L<<11) 3430157642Sps#define BCE_EMAC_RX_MODE_SORT_MODE (1L<<12) 3431157642Sps 3432157642Sps#define BCE_EMAC_RX_STATUS 0x000014cc 3433157642Sps#define BCE_EMAC_RX_STATUS_FFED (1L<<0) 3434157642Sps#define BCE_EMAC_RX_STATUS_FF_RECEIVED (1L<<1) 3435157642Sps#define BCE_EMAC_RX_STATUS_N_RECEIVED (1L<<2) 3436157642Sps 3437157642Sps#define BCE_EMAC_MULTICAST_HASH0 0x000014d0 3438157642Sps#define BCE_EMAC_MULTICAST_HASH1 0x000014d4 3439157642Sps#define BCE_EMAC_MULTICAST_HASH2 0x000014d8 3440157642Sps#define BCE_EMAC_MULTICAST_HASH3 0x000014dc 3441157642Sps#define BCE_EMAC_MULTICAST_HASH4 0x000014e0 3442157642Sps#define BCE_EMAC_MULTICAST_HASH5 0x000014e4 3443157642Sps#define BCE_EMAC_MULTICAST_HASH6 0x000014e8 3444157642Sps#define BCE_EMAC_MULTICAST_HASH7 0x000014ec 3445157642Sps#define BCE_EMAC_RX_STAT_IFHCINOCTETS 0x00001500 3446157642Sps#define BCE_EMAC_RX_STAT_IFHCINBADOCTETS 0x00001504 3447157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSFRAGMENTS 0x00001508 3448157642Sps#define BCE_EMAC_RX_STAT_IFHCINUCASTPKTS 0x0000150c 3449157642Sps#define BCE_EMAC_RX_STAT_IFHCINMULTICASTPKTS 0x00001510 3450157642Sps#define BCE_EMAC_RX_STAT_IFHCINBROADCASTPKTS 0x00001514 3451157642Sps#define BCE_EMAC_RX_STAT_DOT3STATSFCSERRORS 0x00001518 3452157642Sps#define BCE_EMAC_RX_STAT_DOT3STATSALIGNMENTERRORS 0x0000151c 3453157642Sps#define BCE_EMAC_RX_STAT_DOT3STATSCARRIERSENSEERRORS 0x00001520 3454157642Sps#define BCE_EMAC_RX_STAT_XONPAUSEFRAMESRECEIVED 0x00001524 3455157642Sps#define BCE_EMAC_RX_STAT_XOFFPAUSEFRAMESRECEIVED 0x00001528 3456157642Sps#define BCE_EMAC_RX_STAT_MACCONTROLFRAMESRECEIVED 0x0000152c 3457157642Sps#define BCE_EMAC_RX_STAT_XOFFSTATEENTERED 0x00001530 3458157642Sps#define BCE_EMAC_RX_STAT_DOT3STATSFRAMESTOOLONG 0x00001534 3459157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSJABBERS 0x00001538 3460157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSUNDERSIZEPKTS 0x0000153c 3461157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS64OCTETS 0x00001540 3462157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x00001544 3463157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS 0x00001548 3464157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS 0x0000154c 3465157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS 0x00001550 3466157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS 0x00001554 3467157642Sps#define BCE_EMAC_RX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS 0x00001558 3468157642Sps#define BCE_EMAC_RXMAC_DEBUG0 0x0000155c 3469157642Sps#define BCE_EMAC_RXMAC_DEBUG1 0x00001560 3470157642Sps#define BCE_EMAC_RXMAC_DEBUG1_LENGTH_NE_BYTE_COUNT (1L<<0) 3471157642Sps#define BCE_EMAC_RXMAC_DEBUG1_LENGTH_OUT_RANGE (1L<<1) 3472157642Sps#define BCE_EMAC_RXMAC_DEBUG1_BAD_CRC (1L<<2) 3473157642Sps#define BCE_EMAC_RXMAC_DEBUG1_RX_ERROR (1L<<3) 3474157642Sps#define BCE_EMAC_RXMAC_DEBUG1_ALIGN_ERROR (1L<<4) 3475157642Sps#define BCE_EMAC_RXMAC_DEBUG1_LAST_DATA (1L<<5) 3476157642Sps#define BCE_EMAC_RXMAC_DEBUG1_ODD_BYTE_START (1L<<6) 3477157642Sps#define BCE_EMAC_RXMAC_DEBUG1_BYTE_COUNT (0xffffL<<7) 3478157642Sps#define BCE_EMAC_RXMAC_DEBUG1_SLOT_TIME (0xffL<<23) 3479157642Sps 3480157642Sps#define BCE_EMAC_RXMAC_DEBUG2 0x00001564 3481157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE (0x7L<<0) 3482157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_IDLE (0x0L<<0) 3483157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_SFD (0x1L<<0) 3484157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_DATA (0x2L<<0) 3485157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_SKEEP (0x3L<<0) 3486157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_EXT (0x4L<<0) 3487157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_DROP (0x5L<<0) 3488157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_SDROP (0x6L<<0) 3489157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SM_STATE_FC (0x7L<<0) 3490157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE (0xfL<<3) 3491157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_IDLE (0x0L<<3) 3492157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA0 (0x1L<<3) 3493157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA1 (0x2L<<3) 3494157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA2 (0x3L<<3) 3495157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_DATA3 (0x4L<<3) 3496157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_ABORT (0x5L<<3) 3497157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_WAIT (0x6L<<3) 3498157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_STATUS (0x7L<<3) 3499157642Sps#define BCE_EMAC_RXMAC_DEBUG2_IDI_STATE_LAST (0x8L<<3) 3500157642Sps#define BCE_EMAC_RXMAC_DEBUG2_BYTE_IN (0xffL<<7) 3501157642Sps#define BCE_EMAC_RXMAC_DEBUG2_FALSEC (1L<<15) 3502157642Sps#define BCE_EMAC_RXMAC_DEBUG2_TAGGED (1L<<16) 3503157642Sps#define BCE_EMAC_RXMAC_DEBUG2_PAUSE_STATE (1L<<18) 3504157642Sps#define BCE_EMAC_RXMAC_DEBUG2_PAUSE_STATE_IDLE (0L<<18) 3505157642Sps#define BCE_EMAC_RXMAC_DEBUG2_PAUSE_STATE_PAUSED (1L<<18) 3506157642Sps#define BCE_EMAC_RXMAC_DEBUG2_SE_COUNTER (0xfL<<19) 3507157642Sps#define BCE_EMAC_RXMAC_DEBUG2_QUANTA (0x1fL<<23) 3508157642Sps 3509157642Sps#define BCE_EMAC_RXMAC_DEBUG3 0x00001568 3510157642Sps#define BCE_EMAC_RXMAC_DEBUG3_PAUSE_CTR (0xffffL<<0) 3511157642Sps#define BCE_EMAC_RXMAC_DEBUG3_TMP_PAUSE_CTR (0xffffL<<16) 3512157642Sps 3513157642Sps#define BCE_EMAC_RXMAC_DEBUG4 0x0000156c 3514157642Sps#define BCE_EMAC_RXMAC_DEBUG4_TYPE_FIELD (0xffffL<<0) 3515157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE (0x3fL<<16) 3516157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_IDLE (0x0L<<16) 3517157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC2 (0x1L<<16) 3518157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UMAC3 (0x2L<<16) 3519157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UNI (0x3L<<16) 3520157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC2 (0x7L<<16) 3521157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MMAC3 (0x5L<<16) 3522157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA1 (0x6L<<16) 3523157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA2 (0x7L<<16) 3524157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PSA3 (0x8L<<16) 3525157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MC2 (0x9L<<16) 3526157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MC3 (0xaL<<16) 3527157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT1 (0xeL<<16) 3528157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MWAIT2 (0xfL<<16) 3529157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MCHECK (0x10L<<16) 3530157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MC (0x11L<<16) 3531157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BC2 (0x12L<<16) 3532157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BC3 (0x13L<<16) 3533157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA1 (0x14L<<16) 3534157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA2 (0x15L<<16) 3535157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BSA3 (0x16L<<16) 3536157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BTYPE (0x17L<<16) 3537157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_BC (0x18L<<16) 3538157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PTYPE (0x19L<<16) 3539157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_CMD (0x1aL<<16) 3540157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MAC (0x1bL<<16) 3541157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_LATCH (0x1cL<<16) 3542157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_XOFF (0x1dL<<16) 3543157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_XON (0x1eL<<16) 3544157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_PAUSED (0x1fL<<16) 3545157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_NPAUSED (0x20L<<16) 3546157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_TTYPE (0x21L<<16) 3547157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_TVAL (0x22L<<16) 3548157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_USA1 (0x23L<<16) 3549157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_USA2 (0x24L<<16) 3550157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_USA3 (0x25L<<16) 3551157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UTYPE (0x26L<<16) 3552157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UTTYPE (0x27L<<16) 3553157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_UTVAL (0x28L<<16) 3554157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_MTYPE (0x29L<<16) 3555157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FILT_STATE_DROP (0x2aL<<16) 3556157642Sps#define BCE_EMAC_RXMAC_DEBUG4_DROP_PKT (1L<<22) 3557157642Sps#define BCE_EMAC_RXMAC_DEBUG4_SLOT_FILLED (1L<<23) 3558157642Sps#define BCE_EMAC_RXMAC_DEBUG4_FALSE_CARRIER (1L<<24) 3559157642Sps#define BCE_EMAC_RXMAC_DEBUG4_LAST_DATA (1L<<25) 3560157642Sps#define BCE_EMAC_RXMAC_DEBUG4_sfd_FOUND (1L<<26) 3561157642Sps#define BCE_EMAC_RXMAC_DEBUG4_ADVANCE (1L<<27) 3562157642Sps#define BCE_EMAC_RXMAC_DEBUG4_START (1L<<28) 3563157642Sps 3564157642Sps#define BCE_EMAC_RXMAC_DEBUG5 0x00001570 3565157642Sps#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM (0x7L<<0) 3566157642Sps#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_IDLE (0L<<0) 3567157642Sps#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_EOF (1L<<0) 3568157642Sps#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_WAIT_STAT (2L<<0) 3569157642Sps#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4FCRC (3L<<0) 3570157642Sps#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4RDE (4L<<0) 3571157642Sps#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_SET_EOF4ALL (5L<<0) 3572157642Sps#define BCE_EMAC_RXMAC_DEBUG5_PS_IDISM_1WD_WAIT_STAT (6L<<0) 3573157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1 (0x7L<<4) 3574157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_VDW (0x0L<<4) 3575157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_STAT (0x1L<<4) 3576157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_AEOF (0x2L<<4) 3577157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_NEOF (0x3L<<4) 3578157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SOF (0x4L<<4) 3579157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SAEOF (0x6L<<4) 3580157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF1_SNEOF (0x7L<<4) 3581157642Sps#define BCE_EMAC_RXMAC_DEBUG5_EOF_DETECTED (1L<<7) 3582157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CCODE_BUF0 (0x7L<<8) 3583157642Sps#define BCE_EMAC_RXMAC_DEBUG5_RPM_IDI_FIFO_FULL (1L<<11) 3584157642Sps#define BCE_EMAC_RXMAC_DEBUG5_LOAD_CCODE (1L<<12) 3585157642Sps#define BCE_EMAC_RXMAC_DEBUG5_LOAD_DATA (1L<<13) 3586157642Sps#define BCE_EMAC_RXMAC_DEBUG5_LOAD_STAT (1L<<14) 3587157642Sps#define BCE_EMAC_RXMAC_DEBUG5_CLR_STAT (1L<<15) 3588157642Sps#define BCE_EMAC_RXMAC_DEBUG5_IDI_RPM_CCODE (0x3L<<16) 3589157642Sps#define BCE_EMAC_RXMAC_DEBUG5_IDI_RPM_ACCEPT (1L<<19) 3590157642Sps#define BCE_EMAC_RXMAC_DEBUG5_FMLEN (0xfffL<<20) 3591157642Sps 3592157642Sps#define BCE_EMAC_RX_STAT_AC0 0x00001580 3593157642Sps#define BCE_EMAC_RX_STAT_AC1 0x00001584 3594157642Sps#define BCE_EMAC_RX_STAT_AC2 0x00001588 3595157642Sps#define BCE_EMAC_RX_STAT_AC3 0x0000158c 3596157642Sps#define BCE_EMAC_RX_STAT_AC4 0x00001590 3597157642Sps#define BCE_EMAC_RX_STAT_AC5 0x00001594 3598157642Sps#define BCE_EMAC_RX_STAT_AC6 0x00001598 3599157642Sps#define BCE_EMAC_RX_STAT_AC7 0x0000159c 3600157642Sps#define BCE_EMAC_RX_STAT_AC8 0x000015a0 3601157642Sps#define BCE_EMAC_RX_STAT_AC9 0x000015a4 3602157642Sps#define BCE_EMAC_RX_STAT_AC10 0x000015a8 3603157642Sps#define BCE_EMAC_RX_STAT_AC11 0x000015ac 3604157642Sps#define BCE_EMAC_RX_STAT_AC12 0x000015b0 3605157642Sps#define BCE_EMAC_RX_STAT_AC13 0x000015b4 3606157642Sps#define BCE_EMAC_RX_STAT_AC14 0x000015b8 3607157642Sps#define BCE_EMAC_RX_STAT_AC15 0x000015bc 3608157642Sps#define BCE_EMAC_RX_STAT_AC16 0x000015c0 3609157642Sps#define BCE_EMAC_RX_STAT_AC17 0x000015c4 3610157642Sps#define BCE_EMAC_RX_STAT_AC18 0x000015c8 3611157642Sps#define BCE_EMAC_RX_STAT_AC19 0x000015cc 3612157642Sps#define BCE_EMAC_RX_STAT_AC20 0x000015d0 3613157642Sps#define BCE_EMAC_RX_STAT_AC21 0x000015d4 3614157642Sps#define BCE_EMAC_RX_STAT_AC22 0x000015d8 3615157642Sps#define BCE_EMAC_RXMAC_SUC_DBG_OVERRUNVEC 0x000015dc 3616157642Sps#define BCE_EMAC_TX_STAT_IFHCOUTOCTETS 0x00001600 3617157642Sps#define BCE_EMAC_TX_STAT_IFHCOUTBADOCTETS 0x00001604 3618157642Sps#define BCE_EMAC_TX_STAT_ETHERSTATSCOLLISIONS 0x00001608 3619157642Sps#define BCE_EMAC_TX_STAT_OUTXONSENT 0x0000160c 3620157642Sps#define BCE_EMAC_TX_STAT_OUTXOFFSENT 0x00001610 3621157642Sps#define BCE_EMAC_TX_STAT_FLOWCONTROLDONE 0x00001614 3622157642Sps#define BCE_EMAC_TX_STAT_DOT3STATSSINGLECOLLISIONFRAMES 0x00001618 3623157642Sps#define BCE_EMAC_TX_STAT_DOT3STATSMULTIPLECOLLISIONFRAMES 0x0000161c 3624157642Sps#define BCE_EMAC_TX_STAT_DOT3STATSDEFERREDTRANSMISSIONS 0x00001620 3625157642Sps#define BCE_EMAC_TX_STAT_DOT3STATSEXCESSIVECOLLISIONS 0x00001624 3626157642Sps#define BCE_EMAC_TX_STAT_DOT3STATSLATECOLLISIONS 0x00001628 3627157642Sps#define BCE_EMAC_TX_STAT_IFHCOUTUCASTPKTS 0x0000162c 3628157642Sps#define BCE_EMAC_TX_STAT_IFHCOUTMULTICASTPKTS 0x00001630 3629157642Sps#define BCE_EMAC_TX_STAT_IFHCOUTBROADCASTPKTS 0x00001634 3630157642Sps#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS64OCTETS 0x00001638 3631157642Sps#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS65OCTETSTO127OCTETS 0x0000163c 3632157642Sps#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS128OCTETSTO255OCTETS 0x00001640 3633157642Sps#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS256OCTETSTO511OCTETS 0x00001644 3634157642Sps#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS512OCTETSTO1023OCTETS 0x00001648 3635157642Sps#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS1024OCTETSTO1522OCTETS 0x0000164c 3636157642Sps#define BCE_EMAC_TX_STAT_ETHERSTATSPKTS1523OCTETSTO9022OCTETS 0x00001650 3637157642Sps#define BCE_EMAC_TX_STAT_DOT3STATSINTERNALMACTRANSMITERRORS 0x00001654 3638157642Sps#define BCE_EMAC_TXMAC_DEBUG0 0x00001658 3639157642Sps#define BCE_EMAC_TXMAC_DEBUG1 0x0000165c 3640157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE (0xfL<<0) 3641157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_IDLE (0x0L<<0) 3642157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_START0 (0x1L<<0) 3643157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA0 (0x4L<<0) 3644157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA1 (0x5L<<0) 3645157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA2 (0x6L<<0) 3646157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_DATA3 (0x7L<<0) 3647157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT0 (0x8L<<0) 3648157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ODI_STATE_WAIT1 (0x9L<<0) 3649157642Sps#define BCE_EMAC_TXMAC_DEBUG1_CRS_ENABLE (1L<<4) 3650157642Sps#define BCE_EMAC_TXMAC_DEBUG1_BAD_CRC (1L<<5) 3651157642Sps#define BCE_EMAC_TXMAC_DEBUG1_SE_COUNTER (0xfL<<6) 3652157642Sps#define BCE_EMAC_TXMAC_DEBUG1_SEND_PAUSE (1L<<10) 3653157642Sps#define BCE_EMAC_TXMAC_DEBUG1_LATE_COLLISION (1L<<11) 3654157642Sps#define BCE_EMAC_TXMAC_DEBUG1_MAX_DEFER (1L<<12) 3655157642Sps#define BCE_EMAC_TXMAC_DEBUG1_DEFERRED (1L<<13) 3656157642Sps#define BCE_EMAC_TXMAC_DEBUG1_ONE_BYTE (1L<<14) 3657157642Sps#define BCE_EMAC_TXMAC_DEBUG1_IPG_TIME (0xfL<<15) 3658157642Sps#define BCE_EMAC_TXMAC_DEBUG1_SLOT_TIME (0xffL<<19) 3659157642Sps 3660157642Sps#define BCE_EMAC_TXMAC_DEBUG2 0x00001660 3661157642Sps#define BCE_EMAC_TXMAC_DEBUG2_BACK_OFF (0x3ffL<<0) 3662157642Sps#define BCE_EMAC_TXMAC_DEBUG2_BYTE_COUNT (0xffffL<<10) 3663157642Sps#define BCE_EMAC_TXMAC_DEBUG2_COL_COUNT (0x1fL<<26) 3664157642Sps#define BCE_EMAC_TXMAC_DEBUG2_COL_BIT (1L<<31) 3665157642Sps 3666157642Sps#define BCE_EMAC_TXMAC_DEBUG3 0x00001664 3667157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE (0xfL<<0) 3668157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_IDLE (0x0L<<0) 3669157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_PRE1 (0x1L<<0) 3670157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_PRE2 (0x2L<<0) 3671157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_SFD (0x3L<<0) 3672157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_DATA (0x4L<<0) 3673157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_CRC1 (0x5L<<0) 3674157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_CRC2 (0x6L<<0) 3675157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_EXT (0x7L<<0) 3676157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_STATB (0x8L<<0) 3677157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_STATG (0x9L<<0) 3678157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_JAM (0xaL<<0) 3679157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_EJAM (0xbL<<0) 3680157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_BJAM (0xcL<<0) 3681157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_SWAIT (0xdL<<0) 3682157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SM_STATE_BACKOFF (0xeL<<0) 3683157642Sps#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE (0x7L<<4) 3684157642Sps#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_IDLE (0x0L<<4) 3685157642Sps#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_WAIT (0x1L<<4) 3686157642Sps#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_UNI (0x2L<<4) 3687157642Sps#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_MC (0x3L<<4) 3688157642Sps#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_BC2 (0x4L<<4) 3689157642Sps#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_BC3 (0x5L<<4) 3690157642Sps#define BCE_EMAC_TXMAC_DEBUG3_FILT_STATE_BC (0x6L<<4) 3691157642Sps#define BCE_EMAC_TXMAC_DEBUG3_CRS_DONE (1L<<7) 3692157642Sps#define BCE_EMAC_TXMAC_DEBUG3_XOFF (1L<<8) 3693157642Sps#define BCE_EMAC_TXMAC_DEBUG3_SE_COUNTER (0xfL<<9) 3694157642Sps#define BCE_EMAC_TXMAC_DEBUG3_QUANTA_COUNTER (0x1fL<<13) 3695157642Sps 3696157642Sps#define BCE_EMAC_TXMAC_DEBUG4 0x00001668 3697157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_COUNTER (0xffffL<<0) 3698157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE (0xfL<<16) 3699157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_IDLE (0x0L<<16) 3700157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA1 (0x2L<<16) 3701157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA2 (0x3L<<16) 3702157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_MCA3 (0x6L<<16) 3703157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC1 (0x7L<<16) 3704157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC2 (0x5L<<16) 3705157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_SRC3 (0x4L<<16) 3706157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TYPE (0xcL<<16) 3707157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CMD (0xeL<<16) 3708157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_TIME (0xaL<<16) 3709157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC1 (0x8L<<16) 3710157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_CRC2 (0x9L<<16) 3711157642Sps#define BCE_EMAC_TXMAC_DEBUG4_PAUSE_STATE_WAIT (0xdL<<16) 3712157642Sps#define BCE_EMAC_TXMAC_DEBUG4_STATS0_VALID (1L<<20) 3713157642Sps#define BCE_EMAC_TXMAC_DEBUG4_APPEND_CRC (1L<<21) 3714157642Sps#define BCE_EMAC_TXMAC_DEBUG4_SLOT_FILLED (1L<<22) 3715157642Sps#define BCE_EMAC_TXMAC_DEBUG4_MAX_DEFER (1L<<23) 3716157642Sps#define BCE_EMAC_TXMAC_DEBUG4_SEND_EXTEND (1L<<24) 3717157642Sps#define BCE_EMAC_TXMAC_DEBUG4_SEND_PADDING (1L<<25) 3718157642Sps#define BCE_EMAC_TXMAC_DEBUG4_EOF_LOC (1L<<26) 3719157642Sps#define BCE_EMAC_TXMAC_DEBUG4_COLLIDING (1L<<27) 3720157642Sps#define BCE_EMAC_TXMAC_DEBUG4_COL_IN (1L<<28) 3721157642Sps#define BCE_EMAC_TXMAC_DEBUG4_BURSTING (1L<<29) 3722157642Sps#define BCE_EMAC_TXMAC_DEBUG4_ADVANCE (1L<<30) 3723157642Sps#define BCE_EMAC_TXMAC_DEBUG4_GO (1L<<31) 3724157642Sps 3725157642Sps#define BCE_EMAC_TX_STAT_AC0 0x00001680 3726157642Sps#define BCE_EMAC_TX_STAT_AC1 0x00001684 3727157642Sps#define BCE_EMAC_TX_STAT_AC2 0x00001688 3728157642Sps#define BCE_EMAC_TX_STAT_AC3 0x0000168c 3729157642Sps#define BCE_EMAC_TX_STAT_AC4 0x00001690 3730157642Sps#define BCE_EMAC_TX_STAT_AC5 0x00001694 3731157642Sps#define BCE_EMAC_TX_STAT_AC6 0x00001698 3732157642Sps#define BCE_EMAC_TX_STAT_AC7 0x0000169c 3733157642Sps#define BCE_EMAC_TX_STAT_AC8 0x000016a0 3734157642Sps#define BCE_EMAC_TX_STAT_AC9 0x000016a4 3735157642Sps#define BCE_EMAC_TX_STAT_AC10 0x000016a8 3736157642Sps#define BCE_EMAC_TX_STAT_AC11 0x000016ac 3737157642Sps#define BCE_EMAC_TX_STAT_AC12 0x000016b0 3738157642Sps#define BCE_EMAC_TX_STAT_AC13 0x000016b4 3739157642Sps#define BCE_EMAC_TX_STAT_AC14 0x000016b8 3740157642Sps#define BCE_EMAC_TX_STAT_AC15 0x000016bc 3741157642Sps#define BCE_EMAC_TX_STAT_AC16 0x000016c0 3742157642Sps#define BCE_EMAC_TX_STAT_AC17 0x000016c4 3743157642Sps#define BCE_EMAC_TX_STAT_AC18 0x000016c8 3744157642Sps#define BCE_EMAC_TX_STAT_AC19 0x000016cc 3745157642Sps#define BCE_EMAC_TX_STAT_AC20 0x000016d0 3746157642Sps#define BCE_EMAC_TX_STAT_AC21 0x000016d4 3747157642Sps#define BCE_EMAC_TXMAC_SUC_DBG_OVERRUNVEC 0x000016d8 3748157642Sps 3749157642Sps 3750157642Sps/* 3751157642Sps * rpm_reg definition 3752157642Sps * offset: 0x1800 3753157642Sps */ 3754157642Sps#define BCE_RPM_COMMAND 0x00001800 3755157642Sps#define BCE_RPM_COMMAND_ENABLED (1L<<0) 3756157642Sps#define BCE_RPM_COMMAND_OVERRUN_ABORT (1L<<4) 3757157642Sps 3758157642Sps#define BCE_RPM_STATUS 0x00001804 3759157642Sps#define BCE_RPM_STATUS_MBUF_WAIT (1L<<0) 3760157642Sps#define BCE_RPM_STATUS_FREE_WAIT (1L<<1) 3761157642Sps 3762157642Sps#define BCE_RPM_CONFIG 0x00001808 3763157642Sps#define BCE_RPM_CONFIG_NO_PSD_HDR_CKSUM (1L<<0) 3764157642Sps#define BCE_RPM_CONFIG_ACPI_ENA (1L<<1) 3765157642Sps#define BCE_RPM_CONFIG_ACPI_KEEP (1L<<2) 3766157642Sps#define BCE_RPM_CONFIG_MP_KEEP (1L<<3) 3767157642Sps#define BCE_RPM_CONFIG_SORT_VECT_VAL (0xfL<<4) 3768157642Sps#define BCE_RPM_CONFIG_IGNORE_VLAN (1L<<31) 3769157642Sps 3770202717Sdavidch#define BCE_RPM_MGMT_PKT_CTRL 0x0000180c 3771202717Sdavidch#define BCE_RPM_MGMT_PKT_CTRL_MGMT_DISCARD_EN (1L<<30) 3772202717Sdavidch#define BCE_RPM_MGMT_PKT_CTRL_MGMT_EN (1L<<31) 3773202717Sdavidch 3774157642Sps#define BCE_RPM_VLAN_MATCH0 0x00001810 3775157642Sps#define BCE_RPM_VLAN_MATCH0_RPM_VLAN_MTCH0_VALUE (0xfffL<<0) 3776157642Sps 3777157642Sps#define BCE_RPM_VLAN_MATCH1 0x00001814 3778157642Sps#define BCE_RPM_VLAN_MATCH1_RPM_VLAN_MTCH1_VALUE (0xfffL<<0) 3779157642Sps 3780157642Sps#define BCE_RPM_VLAN_MATCH2 0x00001818 3781157642Sps#define BCE_RPM_VLAN_MATCH2_RPM_VLAN_MTCH2_VALUE (0xfffL<<0) 3782157642Sps 3783157642Sps#define BCE_RPM_VLAN_MATCH3 0x0000181c 3784157642Sps#define BCE_RPM_VLAN_MATCH3_RPM_VLAN_MTCH3_VALUE (0xfffL<<0) 3785157642Sps 3786157642Sps#define BCE_RPM_SORT_USER0 0x00001820 3787157642Sps#define BCE_RPM_SORT_USER0_PM_EN (0xffffL<<0) 3788157642Sps#define BCE_RPM_SORT_USER0_BC_EN (1L<<16) 3789157642Sps#define BCE_RPM_SORT_USER0_MC_EN (1L<<17) 3790157642Sps#define BCE_RPM_SORT_USER0_MC_HSH_EN (1L<<18) 3791157642Sps#define BCE_RPM_SORT_USER0_PROM_EN (1L<<19) 3792157642Sps#define BCE_RPM_SORT_USER0_VLAN_EN (0xfL<<20) 3793157642Sps#define BCE_RPM_SORT_USER0_PROM_VLAN (1L<<24) 3794157642Sps#define BCE_RPM_SORT_USER0_ENA (1L<<31) 3795157642Sps 3796157642Sps#define BCE_RPM_SORT_USER1 0x00001824 3797157642Sps#define BCE_RPM_SORT_USER1_PM_EN (0xffffL<<0) 3798157642Sps#define BCE_RPM_SORT_USER1_BC_EN (1L<<16) 3799157642Sps#define BCE_RPM_SORT_USER1_MC_EN (1L<<17) 3800157642Sps#define BCE_RPM_SORT_USER1_MC_HSH_EN (1L<<18) 3801157642Sps#define BCE_RPM_SORT_USER1_PROM_EN (1L<<19) 3802157642Sps#define BCE_RPM_SORT_USER1_VLAN_EN (0xfL<<20) 3803157642Sps#define BCE_RPM_SORT_USER1_PROM_VLAN (1L<<24) 3804157642Sps#define BCE_RPM_SORT_USER1_ENA (1L<<31) 3805157642Sps 3806157642Sps#define BCE_RPM_SORT_USER2 0x00001828 3807157642Sps#define BCE_RPM_SORT_USER2_PM_EN (0xffffL<<0) 3808157642Sps#define BCE_RPM_SORT_USER2_BC_EN (1L<<16) 3809157642Sps#define BCE_RPM_SORT_USER2_MC_EN (1L<<17) 3810157642Sps#define BCE_RPM_SORT_USER2_MC_HSH_EN (1L<<18) 3811157642Sps#define BCE_RPM_SORT_USER2_PROM_EN (1L<<19) 3812157642Sps#define BCE_RPM_SORT_USER2_VLAN_EN (0xfL<<20) 3813157642Sps#define BCE_RPM_SORT_USER2_PROM_VLAN (1L<<24) 3814157642Sps#define BCE_RPM_SORT_USER2_ENA (1L<<31) 3815157642Sps 3816157642Sps#define BCE_RPM_SORT_USER3 0x0000182c 3817157642Sps#define BCE_RPM_SORT_USER3_PM_EN (0xffffL<<0) 3818157642Sps#define BCE_RPM_SORT_USER3_BC_EN (1L<<16) 3819157642Sps#define BCE_RPM_SORT_USER3_MC_EN (1L<<17) 3820157642Sps#define BCE_RPM_SORT_USER3_MC_HSH_EN (1L<<18) 3821157642Sps#define BCE_RPM_SORT_USER3_PROM_EN (1L<<19) 3822157642Sps#define BCE_RPM_SORT_USER3_VLAN_EN (0xfL<<20) 3823157642Sps#define BCE_RPM_SORT_USER3_PROM_VLAN (1L<<24) 3824157642Sps#define BCE_RPM_SORT_USER3_ENA (1L<<31) 3825157642Sps 3826157642Sps#define BCE_RPM_STAT_L2_FILTER_DISCARDS 0x00001840 3827157642Sps#define BCE_RPM_STAT_RULE_CHECKER_DISCARDS 0x00001844 3828157642Sps#define BCE_RPM_STAT_IFINFTQDISCARDS 0x00001848 3829157642Sps#define BCE_RPM_STAT_IFINMBUFDISCARD 0x0000184c 3830157642Sps#define BCE_RPM_STAT_RULE_CHECKER_P4_HIT 0x00001850 3831157642Sps#define BCE_RPM_STAT_AC0 0x00001880 3832157642Sps#define BCE_RPM_STAT_AC1 0x00001884 3833157642Sps#define BCE_RPM_STAT_AC2 0x00001888 3834157642Sps#define BCE_RPM_STAT_AC3 0x0000188c 3835157642Sps#define BCE_RPM_STAT_AC4 0x00001890 3836157642Sps#define BCE_RPM_RC_CNTL_0 0x00001900 3837157642Sps#define BCE_RPM_RC_CNTL_0_OFFSET (0xffL<<0) 3838157642Sps#define BCE_RPM_RC_CNTL_0_CLASS (0x7L<<8) 3839157642Sps#define BCE_RPM_RC_CNTL_0_PRIORITY (1L<<11) 3840157642Sps#define BCE_RPM_RC_CNTL_0_P4 (1L<<12) 3841157642Sps#define BCE_RPM_RC_CNTL_0_HDR_TYPE (0x7L<<13) 3842157642Sps#define BCE_RPM_RC_CNTL_0_HDR_TYPE_START (0L<<13) 3843157642Sps#define BCE_RPM_RC_CNTL_0_HDR_TYPE_IP (1L<<13) 3844157642Sps#define BCE_RPM_RC_CNTL_0_HDR_TYPE_TCP (2L<<13) 3845157642Sps#define BCE_RPM_RC_CNTL_0_HDR_TYPE_UDP (3L<<13) 3846157642Sps#define BCE_RPM_RC_CNTL_0_HDR_TYPE_DATA (4L<<13) 3847157642Sps#define BCE_RPM_RC_CNTL_0_COMP (0x3L<<16) 3848157642Sps#define BCE_RPM_RC_CNTL_0_COMP_EQUAL (0L<<16) 3849157642Sps#define BCE_RPM_RC_CNTL_0_COMP_NEQUAL (1L<<16) 3850157642Sps#define BCE_RPM_RC_CNTL_0_COMP_GREATER (2L<<16) 3851157642Sps#define BCE_RPM_RC_CNTL_0_COMP_LESS (3L<<16) 3852157642Sps#define BCE_RPM_RC_CNTL_0_SBIT (1L<<19) 3853157642Sps#define BCE_RPM_RC_CNTL_0_CMDSEL (0xfL<<20) 3854157642Sps#define BCE_RPM_RC_CNTL_0_MAP (1L<<24) 3855157642Sps#define BCE_RPM_RC_CNTL_0_DISCARD (1L<<25) 3856157642Sps#define BCE_RPM_RC_CNTL_0_MASK (1L<<26) 3857157642Sps#define BCE_RPM_RC_CNTL_0_P1 (1L<<27) 3858157642Sps#define BCE_RPM_RC_CNTL_0_P2 (1L<<28) 3859157642Sps#define BCE_RPM_RC_CNTL_0_P3 (1L<<29) 3860157642Sps#define BCE_RPM_RC_CNTL_0_NBIT (1L<<30) 3861157642Sps 3862157642Sps#define BCE_RPM_RC_VALUE_MASK_0 0x00001904 3863157642Sps#define BCE_RPM_RC_VALUE_MASK_0_VALUE (0xffffL<<0) 3864157642Sps#define BCE_RPM_RC_VALUE_MASK_0_MASK (0xffffL<<16) 3865157642Sps 3866157642Sps#define BCE_RPM_RC_CNTL_1 0x00001908 3867157642Sps#define BCE_RPM_RC_CNTL_1_A (0x3ffffL<<0) 3868157642Sps#define BCE_RPM_RC_CNTL_1_B (0xfffL<<19) 3869157642Sps 3870157642Sps#define BCE_RPM_RC_VALUE_MASK_1 0x0000190c 3871157642Sps#define BCE_RPM_RC_CNTL_2 0x00001910 3872157642Sps#define BCE_RPM_RC_CNTL_2_A (0x3ffffL<<0) 3873157642Sps#define BCE_RPM_RC_CNTL_2_B (0xfffL<<19) 3874157642Sps 3875157642Sps#define BCE_RPM_RC_VALUE_MASK_2 0x00001914 3876157642Sps#define BCE_RPM_RC_CNTL_3 0x00001918 3877157642Sps#define BCE_RPM_RC_CNTL_3_A (0x3ffffL<<0) 3878157642Sps#define BCE_RPM_RC_CNTL_3_B (0xfffL<<19) 3879157642Sps 3880157642Sps#define BCE_RPM_RC_VALUE_MASK_3 0x0000191c 3881157642Sps#define BCE_RPM_RC_CNTL_4 0x00001920 3882157642Sps#define BCE_RPM_RC_CNTL_4_A (0x3ffffL<<0) 3883157642Sps#define BCE_RPM_RC_CNTL_4_B (0xfffL<<19) 3884157642Sps 3885157642Sps#define BCE_RPM_RC_VALUE_MASK_4 0x00001924 3886157642Sps#define BCE_RPM_RC_CNTL_5 0x00001928 3887157642Sps#define BCE_RPM_RC_CNTL_5_A (0x3ffffL<<0) 3888157642Sps#define BCE_RPM_RC_CNTL_5_B (0xfffL<<19) 3889157642Sps 3890157642Sps#define BCE_RPM_RC_VALUE_MASK_5 0x0000192c 3891157642Sps#define BCE_RPM_RC_CNTL_6 0x00001930 3892157642Sps#define BCE_RPM_RC_CNTL_6_A (0x3ffffL<<0) 3893157642Sps#define BCE_RPM_RC_CNTL_6_B (0xfffL<<19) 3894157642Sps 3895157642Sps#define BCE_RPM_RC_VALUE_MASK_6 0x00001934 3896157642Sps#define BCE_RPM_RC_CNTL_7 0x00001938 3897157642Sps#define BCE_RPM_RC_CNTL_7_A (0x3ffffL<<0) 3898157642Sps#define BCE_RPM_RC_CNTL_7_B (0xfffL<<19) 3899157642Sps 3900157642Sps#define BCE_RPM_RC_VALUE_MASK_7 0x0000193c 3901157642Sps#define BCE_RPM_RC_CNTL_8 0x00001940 3902157642Sps#define BCE_RPM_RC_CNTL_8_A (0x3ffffL<<0) 3903157642Sps#define BCE_RPM_RC_CNTL_8_B (0xfffL<<19) 3904157642Sps 3905157642Sps#define BCE_RPM_RC_VALUE_MASK_8 0x00001944 3906157642Sps#define BCE_RPM_RC_CNTL_9 0x00001948 3907157642Sps#define BCE_RPM_RC_CNTL_9_A (0x3ffffL<<0) 3908157642Sps#define BCE_RPM_RC_CNTL_9_B (0xfffL<<19) 3909157642Sps 3910157642Sps#define BCE_RPM_RC_VALUE_MASK_9 0x0000194c 3911157642Sps#define BCE_RPM_RC_CNTL_10 0x00001950 3912157642Sps#define BCE_RPM_RC_CNTL_10_A (0x3ffffL<<0) 3913157642Sps#define BCE_RPM_RC_CNTL_10_B (0xfffL<<19) 3914157642Sps 3915157642Sps#define BCE_RPM_RC_VALUE_MASK_10 0x00001954 3916157642Sps#define BCE_RPM_RC_CNTL_11 0x00001958 3917157642Sps#define BCE_RPM_RC_CNTL_11_A (0x3ffffL<<0) 3918157642Sps#define BCE_RPM_RC_CNTL_11_B (0xfffL<<19) 3919157642Sps 3920157642Sps#define BCE_RPM_RC_VALUE_MASK_11 0x0000195c 3921157642Sps#define BCE_RPM_RC_CNTL_12 0x00001960 3922157642Sps#define BCE_RPM_RC_CNTL_12_A (0x3ffffL<<0) 3923157642Sps#define BCE_RPM_RC_CNTL_12_B (0xfffL<<19) 3924157642Sps 3925157642Sps#define BCE_RPM_RC_VALUE_MASK_12 0x00001964 3926157642Sps#define BCE_RPM_RC_CNTL_13 0x00001968 3927157642Sps#define BCE_RPM_RC_CNTL_13_A (0x3ffffL<<0) 3928157642Sps#define BCE_RPM_RC_CNTL_13_B (0xfffL<<19) 3929157642Sps 3930157642Sps#define BCE_RPM_RC_VALUE_MASK_13 0x0000196c 3931157642Sps#define BCE_RPM_RC_CNTL_14 0x00001970 3932157642Sps#define BCE_RPM_RC_CNTL_14_A (0x3ffffL<<0) 3933157642Sps#define BCE_RPM_RC_CNTL_14_B (0xfffL<<19) 3934157642Sps 3935157642Sps#define BCE_RPM_RC_VALUE_MASK_14 0x00001974 3936157642Sps#define BCE_RPM_RC_CNTL_15 0x00001978 3937157642Sps#define BCE_RPM_RC_CNTL_15_A (0x3ffffL<<0) 3938157642Sps#define BCE_RPM_RC_CNTL_15_B (0xfffL<<19) 3939157642Sps 3940157642Sps#define BCE_RPM_RC_VALUE_MASK_15 0x0000197c 3941157642Sps#define BCE_RPM_RC_CONFIG 0x00001980 3942157642Sps#define BCE_RPM_RC_CONFIG_RULE_ENABLE (0xffffL<<0) 3943157642Sps#define BCE_RPM_RC_CONFIG_DEF_CLASS (0x7L<<24) 3944157642Sps 3945157642Sps#define BCE_RPM_DEBUG0 0x00001984 3946157642Sps#define BCE_RPM_DEBUG0_FM_BCNT (0xffffL<<0) 3947157642Sps#define BCE_RPM_DEBUG0_T_DATA_OFST_VLD (1L<<16) 3948157642Sps#define BCE_RPM_DEBUG0_T_UDP_OFST_VLD (1L<<17) 3949157642Sps#define BCE_RPM_DEBUG0_T_TCP_OFST_VLD (1L<<18) 3950157642Sps#define BCE_RPM_DEBUG0_T_IP_OFST_VLD (1L<<19) 3951157642Sps#define BCE_RPM_DEBUG0_IP_MORE_FRGMT (1L<<20) 3952157642Sps#define BCE_RPM_DEBUG0_T_IP_NO_TCP_UDP_HDR (1L<<21) 3953157642Sps#define BCE_RPM_DEBUG0_LLC_SNAP (1L<<22) 3954157642Sps#define BCE_RPM_DEBUG0_FM_STARTED (1L<<23) 3955157642Sps#define BCE_RPM_DEBUG0_DONE (1L<<24) 3956157642Sps#define BCE_RPM_DEBUG0_WAIT_4_DONE (1L<<25) 3957157642Sps#define BCE_RPM_DEBUG0_USE_TPBUF_CKSUM (1L<<26) 3958157642Sps#define BCE_RPM_DEBUG0_RX_NO_PSD_HDR_CKSUM (1L<<27) 3959157642Sps#define BCE_RPM_DEBUG0_IGNORE_VLAN (1L<<28) 3960157642Sps#define BCE_RPM_DEBUG0_RP_ENA_ACTIVE (1L<<31) 3961157642Sps 3962157642Sps#define BCE_RPM_DEBUG1 0x00001988 3963157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST (0xffffL<<0) 3964157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_IDLE (0L<<0) 3965157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_ALL (1L<<0) 3966157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IPLLC (2L<<0) 3967157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B6_IP (4L<<0) 3968157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_ETYPE_B2_IP (8L<<0) 3969157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_IP_START (16L<<0) 3970157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_IP (32L<<0) 3971157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_TCP (64L<<0) 3972157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_UDP (128L<<0) 3973157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_AH (256L<<0) 3974157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_ESP (512L<<0) 3975157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_ESP_PAYLOAD (1024L<<0) 3976157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_DATA (2048L<<0) 3977157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRY (0x2000L<<0) 3978157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_ADD_CARRYOUT (0x4000L<<0) 3979157642Sps#define BCE_RPM_DEBUG1_FSM_CUR_ST_LATCH_RESULT (0x8000L<<0) 3980157642Sps#define BCE_RPM_DEBUG1_HDR_BCNT (0x7ffL<<16) 3981157642Sps#define BCE_RPM_DEBUG1_UNKNOWN_ETYPE_D (1L<<28) 3982157642Sps#define BCE_RPM_DEBUG1_VLAN_REMOVED_D2 (1L<<29) 3983157642Sps#define BCE_RPM_DEBUG1_VLAN_REMOVED_D1 (1L<<30) 3984157642Sps#define BCE_RPM_DEBUG1_EOF_0XTRA_WD (1L<<31) 3985157642Sps 3986157642Sps#define BCE_RPM_DEBUG2 0x0000198c 3987157642Sps#define BCE_RPM_DEBUG2_CMD_HIT_VEC (0xffffL<<0) 3988157642Sps#define BCE_RPM_DEBUG2_IP_BCNT (0xffL<<16) 3989157642Sps#define BCE_RPM_DEBUG2_THIS_CMD_M4 (1L<<24) 3990157642Sps#define BCE_RPM_DEBUG2_THIS_CMD_M3 (1L<<25) 3991157642Sps#define BCE_RPM_DEBUG2_THIS_CMD_M2 (1L<<26) 3992157642Sps#define BCE_RPM_DEBUG2_THIS_CMD_M1 (1L<<27) 3993157642Sps#define BCE_RPM_DEBUG2_IPIPE_EMPTY (1L<<28) 3994157642Sps#define BCE_RPM_DEBUG2_FM_DISCARD (1L<<29) 3995157642Sps#define BCE_RPM_DEBUG2_LAST_RULE_IN_FM_D2 (1L<<30) 3996157642Sps#define BCE_RPM_DEBUG2_LAST_RULE_IN_FM_D1 (1L<<31) 3997157642Sps 3998157642Sps#define BCE_RPM_DEBUG3 0x00001990 3999157642Sps#define BCE_RPM_DEBUG3_AVAIL_MBUF_PTR (0x1ffL<<0) 4000157642Sps#define BCE_RPM_DEBUG3_RDE_RLUPQ_WR_REQ_INT (1L<<9) 4001157642Sps#define BCE_RPM_DEBUG3_RDE_RBUF_WR_LAST_INT (1L<<10) 4002157642Sps#define BCE_RPM_DEBUG3_RDE_RBUF_WR_REQ_INT (1L<<11) 4003157642Sps#define BCE_RPM_DEBUG3_RDE_RBUF_FREE_REQ (1L<<12) 4004157642Sps#define BCE_RPM_DEBUG3_RDE_RBUF_ALLOC_REQ (1L<<13) 4005157642Sps#define BCE_RPM_DEBUG3_DFSM_MBUF_NOTAVAIL (1L<<14) 4006157642Sps#define BCE_RPM_DEBUG3_RBUF_RDE_SOF_DROP (1L<<15) 4007157642Sps#define BCE_RPM_DEBUG3_DFIFO_VLD_ENTRY_CT (0xfL<<16) 4008157642Sps#define BCE_RPM_DEBUG3_RDE_SRC_FIFO_ALMFULL (1L<<21) 4009157642Sps#define BCE_RPM_DEBUG3_DROP_NXT_VLD (1L<<22) 4010157642Sps#define BCE_RPM_DEBUG3_DROP_NXT (1L<<23) 4011157642Sps#define BCE_RPM_DEBUG3_FTQ_FSM (0x3L<<24) 4012157642Sps#define BCE_RPM_DEBUG3_FTQ_FSM_IDLE (0x0L<<24) 4013157642Sps#define BCE_RPM_DEBUG3_FTQ_FSM_WAIT_ACK (0x1L<<24) 4014157642Sps#define BCE_RPM_DEBUG3_FTQ_FSM_WAIT_FREE (0x2L<<24) 4015157642Sps#define BCE_RPM_DEBUG3_MBWRITE_FSM (0x3L<<26) 4016157642Sps#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_SOF (0x0L<<26) 4017157642Sps#define BCE_RPM_DEBUG3_MBWRITE_FSM_GET_MBUF (0x1L<<26) 4018157642Sps#define BCE_RPM_DEBUG3_MBWRITE_FSM_DMA_DATA (0x2L<<26) 4019157642Sps#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_DATA (0x3L<<26) 4020157642Sps#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_EOF (0x4L<<26) 4021157642Sps#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_MF_ACK (0x5L<<26) 4022157642Sps#define BCE_RPM_DEBUG3_MBWRITE_FSM_WAIT_DROP_NXT_VLD (0x6L<<26) 4023157642Sps#define BCE_RPM_DEBUG3_MBWRITE_FSM_DONE (0x7L<<26) 4024157642Sps#define BCE_RPM_DEBUG3_MBFREE_FSM (1L<<29) 4025157642Sps#define BCE_RPM_DEBUG3_MBFREE_FSM_IDLE (0L<<29) 4026157642Sps#define BCE_RPM_DEBUG3_MBFREE_FSM_WAIT_ACK (1L<<29) 4027157642Sps#define BCE_RPM_DEBUG3_MBALLOC_FSM (1L<<30) 4028157642Sps#define BCE_RPM_DEBUG3_MBALLOC_FSM_ET_MBUF (0x0L<<30) 4029157642Sps#define BCE_RPM_DEBUG3_MBALLOC_FSM_IVE_MBUF (0x1L<<30) 4030157642Sps#define BCE_RPM_DEBUG3_CCODE_EOF_ERROR (1L<<31) 4031157642Sps 4032157642Sps#define BCE_RPM_DEBUG4 0x00001994 4033157642Sps#define BCE_RPM_DEBUG4_DFSM_MBUF_CLUSTER (0x1ffffffL<<0) 4034157642Sps#define BCE_RPM_DEBUG4_DFIFO_CUR_CCODE (0x7L<<25) 4035157642Sps#define BCE_RPM_DEBUG4_MBWRITE_FSM (0x7L<<28) 4036157642Sps#define BCE_RPM_DEBUG4_DFIFO_EMPTY (1L<<31) 4037157642Sps 4038157642Sps#define BCE_RPM_DEBUG5 0x00001998 4039157642Sps#define BCE_RPM_DEBUG5_RDROP_WPTR (0x1fL<<0) 4040157642Sps#define BCE_RPM_DEBUG5_RDROP_ACPI_RPTR (0x1fL<<5) 4041157642Sps#define BCE_RPM_DEBUG5_RDROP_MC_RPTR (0x1fL<<10) 4042157642Sps#define BCE_RPM_DEBUG5_RDROP_RC_RPTR (0x1fL<<15) 4043157642Sps#define BCE_RPM_DEBUG5_RDROP_ACPI_EMPTY (1L<<20) 4044157642Sps#define BCE_RPM_DEBUG5_RDROP_MC_EMPTY (1L<<21) 4045157642Sps#define BCE_RPM_DEBUG5_RDROP_AEOF_VEC_AT_RDROP_MC_RPTR (1L<<22) 4046157642Sps#define BCE_RPM_DEBUG5_HOLDREG_WOL_DROP_INT (1L<<23) 4047157642Sps#define BCE_RPM_DEBUG5_HOLDREG_DISCARD (1L<<24) 4048157642Sps#define BCE_RPM_DEBUG5_HOLDREG_MBUF_NOTAVAIL (1L<<25) 4049157642Sps#define BCE_RPM_DEBUG5_HOLDREG_MC_EMPTY (1L<<26) 4050157642Sps#define BCE_RPM_DEBUG5_HOLDREG_RC_EMPTY (1L<<27) 4051157642Sps#define BCE_RPM_DEBUG5_HOLDREG_FC_EMPTY (1L<<28) 4052157642Sps#define BCE_RPM_DEBUG5_HOLDREG_ACPI_EMPTY (1L<<29) 4053157642Sps#define BCE_RPM_DEBUG5_HOLDREG_FULL_T (1L<<30) 4054157642Sps#define BCE_RPM_DEBUG5_HOLDREG_RD (1L<<31) 4055157642Sps 4056157642Sps#define BCE_RPM_DEBUG6 0x0000199c 4057157642Sps#define BCE_RPM_DEBUG6_ACPI_VEC (0xffffL<<0) 4058157642Sps#define BCE_RPM_DEBUG6_VEC (0xffffL<<16) 4059157642Sps 4060157642Sps#define BCE_RPM_DEBUG7 0x000019a0 4061157642Sps#define BCE_RPM_DEBUG7_RPM_DBG7_LAST_CRC (0xffffffffL<<0) 4062157642Sps 4063157642Sps#define BCE_RPM_DEBUG8 0x000019a4 4064157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM (0xfL<<0) 4065157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_IDLE (0L<<0) 4066157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_W1_ADDR (1L<<0) 4067157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_W2_ADDR (2L<<0) 4068157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_W3_ADDR (3L<<0) 4069157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_SOF_WAIT_THBUF (4L<<0) 4070157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W3_DATA (5L<<0) 4071157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W0_ADDR (6L<<0) 4072157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W1_ADDR (7L<<0) 4073157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W2_ADDR (8L<<0) 4074157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_W3_ADDR (9L<<0) 4075157642Sps#define BCE_RPM_DEBUG8_PS_ACPI_FSM_WAIT_THBUF (10L<<0) 4076157642Sps#define BCE_RPM_DEBUG8_COMPARE_AT_W0 (1L<<4) 4077157642Sps#define BCE_RPM_DEBUG8_COMPARE_AT_W3_DATA (1L<<5) 4078157642Sps#define BCE_RPM_DEBUG8_COMPARE_AT_SOF_WAIT (1L<<6) 4079157642Sps#define BCE_RPM_DEBUG8_COMPARE_AT_SOF_W3 (1L<<7) 4080157642Sps#define BCE_RPM_DEBUG8_COMPARE_AT_SOF_W2 (1L<<8) 4081157642Sps#define BCE_RPM_DEBUG8_EOF_W_LTEQ6_VLDBYTES (1L<<9) 4082157642Sps#define BCE_RPM_DEBUG8_EOF_W_LTEQ4_VLDBYTES (1L<<10) 4083157642Sps#define BCE_RPM_DEBUG8_NXT_EOF_W_12_VLDBYTES (1L<<11) 4084157642Sps#define BCE_RPM_DEBUG8_EOF_DET (1L<<12) 4085157642Sps#define BCE_RPM_DEBUG8_SOF_DET (1L<<13) 4086157642Sps#define BCE_RPM_DEBUG8_WAIT_4_SOF (1L<<14) 4087157642Sps#define BCE_RPM_DEBUG8_ALL_DONE (1L<<15) 4088157642Sps#define BCE_RPM_DEBUG8_THBUF_ADDR (0x7fL<<16) 4089157642Sps#define BCE_RPM_DEBUG8_BYTE_CTR (0xffL<<24) 4090157642Sps 4091157642Sps#define BCE_RPM_DEBUG9 0x000019a8 4092157642Sps#define BCE_RPM_DEBUG9_OUTFIFO_COUNT (0x7L<<0) 4093157642Sps#define BCE_RPM_DEBUG9_RDE_ACPI_RDY (1L<<3) 4094157642Sps#define BCE_RPM_DEBUG9_VLD_RD_ENTRY_CT (0x7L<<4) 4095157642Sps#define BCE_RPM_DEBUG9_OUTFIFO_OVERRUN_OCCURRED (1L<<28) 4096157642Sps#define BCE_RPM_DEBUG9_INFIFO_OVERRUN_OCCURRED (1L<<29) 4097157642Sps#define BCE_RPM_DEBUG9_ACPI_MATCH_INT (1L<<30) 4098157642Sps#define BCE_RPM_DEBUG9_ACPI_ENABLE_SYN (1L<<31) 4099157642Sps 4100157642Sps#define BCE_RPM_ACPI_DBG_BUF_W00 0x000019c0 4101157642Sps#define BCE_RPM_ACPI_DBG_BUF_W01 0x000019c4 4102157642Sps#define BCE_RPM_ACPI_DBG_BUF_W02 0x000019c8 4103157642Sps#define BCE_RPM_ACPI_DBG_BUF_W03 0x000019cc 4104157642Sps#define BCE_RPM_ACPI_DBG_BUF_W10 0x000019d0 4105157642Sps#define BCE_RPM_ACPI_DBG_BUF_W11 0x000019d4 4106157642Sps#define BCE_RPM_ACPI_DBG_BUF_W12 0x000019d8 4107157642Sps#define BCE_RPM_ACPI_DBG_BUF_W13 0x000019dc 4108157642Sps#define BCE_RPM_ACPI_DBG_BUF_W20 0x000019e0 4109157642Sps#define BCE_RPM_ACPI_DBG_BUF_W21 0x000019e4 4110157642Sps#define BCE_RPM_ACPI_DBG_BUF_W22 0x000019e8 4111157642Sps#define BCE_RPM_ACPI_DBG_BUF_W23 0x000019ec 4112157642Sps#define BCE_RPM_ACPI_DBG_BUF_W30 0x000019f0 4113157642Sps#define BCE_RPM_ACPI_DBG_BUF_W31 0x000019f4 4114157642Sps#define BCE_RPM_ACPI_DBG_BUF_W32 0x000019f8 4115157642Sps#define BCE_RPM_ACPI_DBG_BUF_W33 0x000019fc 4116157642Sps 4117157642Sps 4118157642Sps/* 4119178132Sdavidch * rlup_reg definition 4120178132Sdavidch * offset: 0x2000 4121178132Sdavidch */ 4122178132Sdavidch#define BCE_RLUP_FTQ_CMD 0x000023f8 4123178132Sdavidch#define BCE_RLUP_FTQ_CTL 0x000023fc 4124178132Sdavidch#define BCE_RLUP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4125178132Sdavidch#define BCE_RLUP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4126178132Sdavidch 4127178132Sdavidch 4128179771Sdavidch/* 4129179771Sdavidch * rv2pcsr_reg definition 4130179771Sdavidch * offset: 0x2400 4131179771Sdavidch */ 4132179771Sdavidch#define BCE_RV2PCSR_FTQ_CMD 0x000027f8 4133179771Sdavidch#define BCE_RV2PCSR_FTQ_CTL 0x000027fc 4134179771Sdavidch#define BCE_RV2PCSR_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4135179771Sdavidch#define BCE_RV2PCSR_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4136178132Sdavidch 4137179771Sdavidch 4138178132Sdavidch/* 4139178132Sdavidch * rdma_reg definition 4140178132Sdavidch * offset: 0x2c00 4141178132Sdavidch */ 4142178132Sdavidch#define BCE_RDMA_FTQ_CMD 0x00002ff8 4143178132Sdavidch#define BCE_RDMA_FTQ_CTL 0x00002ffc 4144178132Sdavidch#define BCE_RDMA_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4145178132Sdavidch#define BCE_RDMA_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4146178132Sdavidch 4147178132Sdavidch 4148207411Sdavidch 4149178132Sdavidch/* 4150178132Sdavidch * timer_reg definition 4151178132Sdavidch * offset: 0x4400 4152178132Sdavidch */ 4153178132Sdavidch 4154178132Sdavidch#define BCE_TIMER_COMMAND 0x00004400 4155178132Sdavidch#define BCE_TIMER_COMMAND_ENABLED (1L<<0) 4156178132Sdavidch 4157178132Sdavidch#define BCE_TIMER_STATUS 0x00004404 4158178132Sdavidch#define BCE_TIMER_STATUS_CMP_FTQ_WAIT (1L<<0) 4159178132Sdavidch#define BCE_TIMER_STATUS_POLL_PASS_CNT (1L<<8) 4160178132Sdavidch#define BCE_TIMER_STATUS_TMR1_CNT (1L<<9) 4161178132Sdavidch#define BCE_TIMER_STATUS_TMR2_CNT (1L<<10) 4162178132Sdavidch#define BCE_TIMER_STATUS_TMR3_CNT (1L<<11) 4163178132Sdavidch#define BCE_TIMER_STATUS_TMR4_CNT (1L<<12) 4164178132Sdavidch#define BCE_TIMER_STATUS_TMR5_CNT (1L<<13) 4165178132Sdavidch 4166178132Sdavidch#define BCE_TIMER_25MHZ_FREE_RUN 0x00004448 4167178132Sdavidch 4168178132Sdavidch 4169178132Sdavidch/* 4170178132Sdavidch * tsch_reg definition 4171178132Sdavidch * offset: 0x4c00 4172178132Sdavidch */ 4173178132Sdavidch 4174178132Sdavidch#define BCE_TSCH_FTQ_CMD 0x00004ff8 4175178132Sdavidch#define BCE_TSCH_FTQ_CTL 0x00004ffc 4176178132Sdavidch#define BCE_TSCH_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4177178132Sdavidch#define BCE_TSCH_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4178178132Sdavidch 4179178132Sdavidch 4180178132Sdavidch 4181178132Sdavidch/* 4182157642Sps * rbuf_reg definition 4183157642Sps * offset: 0x200000 4184157642Sps */ 4185157642Sps#define BCE_RBUF_COMMAND 0x00200000 4186157642Sps#define BCE_RBUF_COMMAND_ENABLED (1L<<0) 4187157642Sps#define BCE_RBUF_COMMAND_FREE_INIT (1L<<1) 4188157642Sps#define BCE_RBUF_COMMAND_RAM_INIT (1L<<2) 4189157642Sps#define BCE_RBUF_COMMAND_OVER_FREE (1L<<4) 4190157642Sps#define BCE_RBUF_COMMAND_ALLOC_REQ (1L<<5) 4191157642Sps 4192157642Sps#define BCE_RBUF_STATUS1 0x00200004 4193157642Sps#define BCE_RBUF_STATUS1_FREE_COUNT (0x3ffL<<0) 4194157642Sps 4195157642Sps#define BCE_RBUF_STATUS2 0x00200008 4196157642Sps#define BCE_RBUF_STATUS2_FREE_TAIL (0x3ffL<<0) 4197157642Sps#define BCE_RBUF_STATUS2_FREE_HEAD (0x3ffL<<16) 4198157642Sps 4199157642Sps#define BCE_RBUF_CONFIG 0x0020000c 4200157642Sps#define BCE_RBUF_CONFIG_XOFF_TRIP (0x3ffL<<0) 4201157642Sps#define BCE_RBUF_CONFIG_XON_TRIP (0x3ffL<<16) 4202157642Sps 4203157642Sps#define BCE_RBUF_FW_BUF_ALLOC 0x00200010 4204157642Sps#define BCE_RBUF_FW_BUF_ALLOC_VALUE (0x1ffL<<7) 4205157642Sps 4206157642Sps#define BCE_RBUF_FW_BUF_FREE 0x00200014 4207157642Sps#define BCE_RBUF_FW_BUF_FREE_COUNT (0x7fL<<0) 4208157642Sps#define BCE_RBUF_FW_BUF_FREE_TAIL (0x1ffL<<7) 4209157642Sps#define BCE_RBUF_FW_BUF_FREE_HEAD (0x1ffL<<16) 4210157642Sps 4211157642Sps#define BCE_RBUF_FW_BUF_SEL 0x00200018 4212157642Sps#define BCE_RBUF_FW_BUF_SEL_COUNT (0x7fL<<0) 4213157642Sps#define BCE_RBUF_FW_BUF_SEL_TAIL (0x1ffL<<7) 4214157642Sps#define BCE_RBUF_FW_BUF_SEL_HEAD (0x1ffL<<16) 4215157642Sps 4216157642Sps#define BCE_RBUF_CONFIG2 0x0020001c 4217157642Sps#define BCE_RBUF_CONFIG2_MAC_DROP_TRIP (0x3ffL<<0) 4218157642Sps#define BCE_RBUF_CONFIG2_MAC_KEEP_TRIP (0x3ffL<<16) 4219157642Sps 4220157642Sps#define BCE_RBUF_CONFIG3 0x00200020 4221157642Sps#define BCE_RBUF_CONFIG3_CU_DROP_TRIP (0x3ffL<<0) 4222157642Sps#define BCE_RBUF_CONFIG3_CU_KEEP_TRIP (0x3ffL<<16) 4223157642Sps 4224157642Sps#define BCE_RBUF_PKT_DATA 0x00208000 4225157642Sps#define BCE_RBUF_CLIST_DATA 0x00210000 4226157642Sps#define BCE_RBUF_BUF_DATA 0x00220000 4227157642Sps 4228157642Sps 4229157642Sps/* 4230157642Sps * rv2p_reg definition 4231157642Sps * offset: 0x2800 4232157642Sps */ 4233157642Sps#define BCE_RV2P_COMMAND 0x00002800 4234157642Sps#define BCE_RV2P_COMMAND_ENABLED (1L<<0) 4235157642Sps#define BCE_RV2P_COMMAND_PROC1_INTRPT (1L<<1) 4236157642Sps#define BCE_RV2P_COMMAND_PROC2_INTRPT (1L<<2) 4237157642Sps#define BCE_RV2P_COMMAND_ABORT0 (1L<<4) 4238157642Sps#define BCE_RV2P_COMMAND_ABORT1 (1L<<5) 4239157642Sps#define BCE_RV2P_COMMAND_ABORT2 (1L<<6) 4240157642Sps#define BCE_RV2P_COMMAND_ABORT3 (1L<<7) 4241157642Sps#define BCE_RV2P_COMMAND_ABORT4 (1L<<8) 4242157642Sps#define BCE_RV2P_COMMAND_ABORT5 (1L<<9) 4243157642Sps#define BCE_RV2P_COMMAND_PROC1_RESET (1L<<16) 4244157642Sps#define BCE_RV2P_COMMAND_PROC2_RESET (1L<<17) 4245157642Sps#define BCE_RV2P_COMMAND_CTXIF_RESET (1L<<18) 4246157642Sps 4247157642Sps#define BCE_RV2P_STATUS 0x00002804 4248157642Sps#define BCE_RV2P_STATUS_ALWAYS_0 (1L<<0) 4249157642Sps#define BCE_RV2P_STATUS_RV2P_GEN_STAT0_CNT (1L<<8) 4250157642Sps#define BCE_RV2P_STATUS_RV2P_GEN_STAT1_CNT (1L<<9) 4251157642Sps#define BCE_RV2P_STATUS_RV2P_GEN_STAT2_CNT (1L<<10) 4252157642Sps#define BCE_RV2P_STATUS_RV2P_GEN_STAT3_CNT (1L<<11) 4253157642Sps#define BCE_RV2P_STATUS_RV2P_GEN_STAT4_CNT (1L<<12) 4254157642Sps#define BCE_RV2P_STATUS_RV2P_GEN_STAT5_CNT (1L<<13) 4255157642Sps 4256157642Sps#define BCE_RV2P_CONFIG 0x00002808 4257157642Sps#define BCE_RV2P_CONFIG_STALL_PROC1 (1L<<0) 4258157642Sps#define BCE_RV2P_CONFIG_STALL_PROC2 (1L<<1) 4259157642Sps#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT0 (1L<<8) 4260157642Sps#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT1 (1L<<9) 4261157642Sps#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT2 (1L<<10) 4262157642Sps#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT3 (1L<<11) 4263157642Sps#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT4 (1L<<12) 4264157642Sps#define BCE_RV2P_CONFIG_PROC1_STALL_ON_ABORT5 (1L<<13) 4265157642Sps#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT0 (1L<<16) 4266157642Sps#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT1 (1L<<17) 4267157642Sps#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT2 (1L<<18) 4268157642Sps#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT3 (1L<<19) 4269157642Sps#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT4 (1L<<20) 4270157642Sps#define BCE_RV2P_CONFIG_PROC2_STALL_ON_ABORT5 (1L<<21) 4271157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE (0xfL<<24) 4272157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_256 (0L<<24) 4273157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_512 (1L<<24) 4274157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_1K (2L<<24) 4275157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_2K (3L<<24) 4276157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_4K (4L<<24) 4277157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_8K (5L<<24) 4278157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_16K (6L<<24) 4279157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_32K (7L<<24) 4280157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_64K (8L<<24) 4281157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_128K (9L<<24) 4282157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_256K (10L<<24) 4283157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_512K (11L<<24) 4284157642Sps#define BCE_RV2P_CONFIG_PAGE_SIZE_1M (12L<<24) 4285157642Sps 4286157642Sps#define BCE_RV2P_GEN_BFR_ADDR_0 0x00002810 4287157642Sps#define BCE_RV2P_GEN_BFR_ADDR_0_VALUE (0xffffL<<16) 4288157642Sps 4289157642Sps#define BCE_RV2P_GEN_BFR_ADDR_1 0x00002814 4290157642Sps#define BCE_RV2P_GEN_BFR_ADDR_1_VALUE (0xffffL<<16) 4291157642Sps 4292157642Sps#define BCE_RV2P_GEN_BFR_ADDR_2 0x00002818 4293157642Sps#define BCE_RV2P_GEN_BFR_ADDR_2_VALUE (0xffffL<<16) 4294157642Sps 4295157642Sps#define BCE_RV2P_GEN_BFR_ADDR_3 0x0000281c 4296157642Sps#define BCE_RV2P_GEN_BFR_ADDR_3_VALUE (0xffffL<<16) 4297157642Sps 4298157642Sps#define BCE_RV2P_INSTR_HIGH 0x00002830 4299157642Sps#define BCE_RV2P_INSTR_HIGH_HIGH (0x1fL<<0) 4300157642Sps 4301157642Sps#define BCE_RV2P_INSTR_LOW 0x00002834 4302157642Sps#define BCE_RV2P_PROC1_ADDR_CMD 0x00002838 4303157642Sps#define BCE_RV2P_PROC1_ADDR_CMD_ADD (0x3ffL<<0) 4304157642Sps#define BCE_RV2P_PROC1_ADDR_CMD_RDWR (1L<<31) 4305157642Sps 4306157642Sps#define BCE_RV2P_PROC2_ADDR_CMD 0x0000283c 4307157642Sps#define BCE_RV2P_PROC2_ADDR_CMD_ADD (0x3ffL<<0) 4308157642Sps#define BCE_RV2P_PROC2_ADDR_CMD_RDWR (1L<<31) 4309157642Sps 4310157642Sps#define BCE_RV2P_PROC1_GRC_DEBUG 0x00002840 4311157642Sps#define BCE_RV2P_PROC2_GRC_DEBUG 0x00002844 4312157642Sps#define BCE_RV2P_GRC_PROC_DEBUG 0x00002848 4313157642Sps#define BCE_RV2P_DEBUG_VECT_PEEK 0x0000284c 4314157642Sps#define BCE_RV2P_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0) 4315157642Sps#define BCE_RV2P_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11) 4316157642Sps#define BCE_RV2P_DEBUG_VECT_PEEK_1_SEL (0xfL<<12) 4317157642Sps#define BCE_RV2P_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16) 4318157642Sps#define BCE_RV2P_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27) 4319157642Sps#define BCE_RV2P_DEBUG_VECT_PEEK_2_SEL (0xfL<<28) 4320157642Sps 4321157642Sps#define BCE_RV2P_PFTQ_DATA 0x00002b40 4322157642Sps#define BCE_RV2P_PFTQ_CMD 0x00002b78 4323157642Sps#define BCE_RV2P_PFTQ_CMD_OFFSET (0x3ffL<<0) 4324157642Sps#define BCE_RV2P_PFTQ_CMD_WR_TOP (1L<<10) 4325157642Sps#define BCE_RV2P_PFTQ_CMD_WR_TOP_0 (0L<<10) 4326157642Sps#define BCE_RV2P_PFTQ_CMD_WR_TOP_1 (1L<<10) 4327157642Sps#define BCE_RV2P_PFTQ_CMD_SFT_RESET (1L<<25) 4328157642Sps#define BCE_RV2P_PFTQ_CMD_RD_DATA (1L<<26) 4329157642Sps#define BCE_RV2P_PFTQ_CMD_ADD_INTERVEN (1L<<27) 4330157642Sps#define BCE_RV2P_PFTQ_CMD_ADD_DATA (1L<<28) 4331157642Sps#define BCE_RV2P_PFTQ_CMD_INTERVENE_CLR (1L<<29) 4332157642Sps#define BCE_RV2P_PFTQ_CMD_POP (1L<<30) 4333157642Sps#define BCE_RV2P_PFTQ_CMD_BUSY (1L<<31) 4334157642Sps 4335157642Sps#define BCE_RV2P_PFTQ_CTL 0x00002b7c 4336157642Sps#define BCE_RV2P_PFTQ_CTL_INTERVENE (1L<<0) 4337157642Sps#define BCE_RV2P_PFTQ_CTL_OVERFLOW (1L<<1) 4338157642Sps#define BCE_RV2P_PFTQ_CTL_FORCE_INTERVENE (1L<<2) 4339157642Sps#define BCE_RV2P_PFTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4340157642Sps#define BCE_RV2P_PFTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4341157642Sps 4342157642Sps#define BCE_RV2P_TFTQ_DATA 0x00002b80 4343157642Sps#define BCE_RV2P_TFTQ_CMD 0x00002bb8 4344157642Sps#define BCE_RV2P_TFTQ_CMD_OFFSET (0x3ffL<<0) 4345157642Sps#define BCE_RV2P_TFTQ_CMD_WR_TOP (1L<<10) 4346157642Sps#define BCE_RV2P_TFTQ_CMD_WR_TOP_0 (0L<<10) 4347157642Sps#define BCE_RV2P_TFTQ_CMD_WR_TOP_1 (1L<<10) 4348157642Sps#define BCE_RV2P_TFTQ_CMD_SFT_RESET (1L<<25) 4349157642Sps#define BCE_RV2P_TFTQ_CMD_RD_DATA (1L<<26) 4350157642Sps#define BCE_RV2P_TFTQ_CMD_ADD_INTERVEN (1L<<27) 4351157642Sps#define BCE_RV2P_TFTQ_CMD_ADD_DATA (1L<<28) 4352157642Sps#define BCE_RV2P_TFTQ_CMD_INTERVENE_CLR (1L<<29) 4353157642Sps#define BCE_RV2P_TFTQ_CMD_POP (1L<<30) 4354157642Sps#define BCE_RV2P_TFTQ_CMD_BUSY (1L<<31) 4355157642Sps 4356157642Sps#define BCE_RV2P_TFTQ_CTL 0x00002bbc 4357157642Sps#define BCE_RV2P_TFTQ_CTL_INTERVENE (1L<<0) 4358157642Sps#define BCE_RV2P_TFTQ_CTL_OVERFLOW (1L<<1) 4359157642Sps#define BCE_RV2P_TFTQ_CTL_FORCE_INTERVENE (1L<<2) 4360157642Sps#define BCE_RV2P_TFTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4361157642Sps#define BCE_RV2P_TFTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4362157642Sps 4363157642Sps#define BCE_RV2P_MFTQ_DATA 0x00002bc0 4364157642Sps#define BCE_RV2P_MFTQ_CMD 0x00002bf8 4365157642Sps#define BCE_RV2P_MFTQ_CMD_OFFSET (0x3ffL<<0) 4366157642Sps#define BCE_RV2P_MFTQ_CMD_WR_TOP (1L<<10) 4367157642Sps#define BCE_RV2P_MFTQ_CMD_WR_TOP_0 (0L<<10) 4368157642Sps#define BCE_RV2P_MFTQ_CMD_WR_TOP_1 (1L<<10) 4369157642Sps#define BCE_RV2P_MFTQ_CMD_SFT_RESET (1L<<25) 4370157642Sps#define BCE_RV2P_MFTQ_CMD_RD_DATA (1L<<26) 4371157642Sps#define BCE_RV2P_MFTQ_CMD_ADD_INTERVEN (1L<<27) 4372157642Sps#define BCE_RV2P_MFTQ_CMD_ADD_DATA (1L<<28) 4373157642Sps#define BCE_RV2P_MFTQ_CMD_INTERVENE_CLR (1L<<29) 4374157642Sps#define BCE_RV2P_MFTQ_CMD_POP (1L<<30) 4375157642Sps#define BCE_RV2P_MFTQ_CMD_BUSY (1L<<31) 4376157642Sps 4377157642Sps#define BCE_RV2P_MFTQ_CTL 0x00002bfc 4378157642Sps#define BCE_RV2P_MFTQ_CTL_INTERVENE (1L<<0) 4379157642Sps#define BCE_RV2P_MFTQ_CTL_OVERFLOW (1L<<1) 4380157642Sps#define BCE_RV2P_MFTQ_CTL_FORCE_INTERVENE (1L<<2) 4381157642Sps#define BCE_RV2P_MFTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4382157642Sps#define BCE_RV2P_MFTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4383157642Sps 4384157642Sps 4385157642Sps/* 4386157642Sps * mq_reg definition 4387157642Sps * offset: 0x3c00 4388157642Sps */ 4389179771Sdavidch#define BCE_MQ_COMMAND 0x00003c00 4390179771Sdavidch#define BCE_MQ_COMMAND_ENABLED (1L<<0) 4391179771Sdavidch#define BCE_MQ_COMMAND_INIT (1L<<1) 4392179771Sdavidch#define BCE_MQ_COMMAND_OVERFLOW (1L<<4) 4393179771Sdavidch#define BCE_MQ_COMMAND_WR_ERROR (1L<<5) 4394179771Sdavidch#define BCE_MQ_COMMAND_RD_ERROR (1L<<6) 4395179771Sdavidch#define BCE_MQ_COMMAND_IDB_CFG_ERROR (1L<<7) 4396179771Sdavidch#define BCE_MQ_COMMAND_IDB_OVERFLOW (1L<<10) 4397179771Sdavidch#define BCE_MQ_COMMAND_NO_BIN_ERROR (1L<<11) 4398179771Sdavidch#define BCE_MQ_COMMAND_NO_MAP_ERROR (1L<<12) 4399157642Sps 4400179771Sdavidch#define BCE_MQ_STATUS 0x00003c04 4401179771Sdavidch#define BCE_MQ_STATUS_CTX_ACCESS_STAT (1L<<16) 4402179771Sdavidch#define BCE_MQ_STATUS_CTX_ACCESS64_STAT (1L<<17) 4403179771Sdavidch#define BCE_MQ_STATUS_PCI_STALL_STAT (1L<<18) 4404179771Sdavidch#define BCE_MQ_STATUS_IDB_OFLOW_STAT (1L<<19) 4405157642Sps 4406179771Sdavidch#define BCE_MQ_CONFIG 0x00003c08 4407179771Sdavidch#define BCE_MQ_CONFIG_TX_HIGH_PRI (1L<<0) 4408179771Sdavidch#define BCE_MQ_CONFIG_HALT_DIS (1L<<1) 4409179771Sdavidch#define BCE_MQ_CONFIG_BIN_MQ_MODE (1L<<2) 4410179771Sdavidch#define BCE_MQ_CONFIG_DIS_IDB_DROP (1L<<3) 4411179771Sdavidch#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE (0x7L<<4) 4412179771Sdavidch#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_256 (0L<<4) 4413179771Sdavidch#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_512 (1L<<4) 4414179771Sdavidch#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_1K (2L<<4) 4415179771Sdavidch#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_2K (3L<<4) 4416179771Sdavidch#define BCE_MQ_CONFIG_KNL_BYP_BLK_SIZE_4K (4L<<4) 4417179771Sdavidch#define BCE_MQ_CONFIG_MAX_DEPTH (0x7fL<<8) 4418179771Sdavidch#define BCE_MQ_CONFIG_CUR_DEPTH (0x7fL<<20) 4419157642Sps 4420179771Sdavidch#define BCE_MQ_ENQUEUE1 0x00003c0c 4421179771Sdavidch#define BCE_MQ_ENQUEUE1_OFFSET (0x3fL<<2) 4422179771Sdavidch#define BCE_MQ_ENQUEUE1_CID (0x3fffL<<8) 4423179771Sdavidch#define BCE_MQ_ENQUEUE1_BYTE_MASK (0xfL<<24) 4424179771Sdavidch#define BCE_MQ_ENQUEUE1_KNL_MODE (1L<<28) 4425157642Sps 4426179771Sdavidch#define BCE_MQ_ENQUEUE2 0x00003c10 4427179771Sdavidch#define BCE_MQ_BAD_WR_ADDR 0x00003c14 4428179771Sdavidch#define BCE_MQ_BAD_RD_ADDR 0x00003c18 4429179771Sdavidch#define BCE_MQ_KNL_BYP_WIND_START 0x00003c1c 4430179771Sdavidch#define BCE_MQ_KNL_BYP_WIND_START_VALUE (0xfffffL<<12) 4431157642Sps 4432179771Sdavidch#define BCE_MQ_KNL_WIND_END 0x00003c20 4433179771Sdavidch#define BCE_MQ_KNL_WIND_END_VALUE (0xffffffL<<8) 4434157642Sps 4435179771Sdavidch#define BCE_MQ_KNL_WRITE_MASK1 0x00003c24 4436179771Sdavidch#define BCE_MQ_KNL_TX_MASK1 0x00003c28 4437179771Sdavidch#define BCE_MQ_KNL_CMD_MASK1 0x00003c2c 4438179771Sdavidch#define BCE_MQ_KNL_COND_ENQUEUE_MASK1 0x00003c30 4439179771Sdavidch#define BCE_MQ_KNL_RX_V2P_MASK1 0x00003c34 4440179771Sdavidch#define BCE_MQ_KNL_WRITE_MASK2 0x00003c38 4441179771Sdavidch#define BCE_MQ_KNL_TX_MASK2 0x00003c3c 4442179771Sdavidch#define BCE_MQ_KNL_CMD_MASK2 0x00003c40 4443179771Sdavidch#define BCE_MQ_KNL_COND_ENQUEUE_MASK2 0x00003c44 4444179771Sdavidch#define BCE_MQ_KNL_RX_V2P_MASK2 0x00003c48 4445179771Sdavidch#define BCE_MQ_KNL_BYP_WRITE_MASK1 0x00003c4c 4446179771Sdavidch#define BCE_MQ_KNL_BYP_TX_MASK1 0x00003c50 4447179771Sdavidch#define BCE_MQ_KNL_BYP_CMD_MASK1 0x00003c54 4448179771Sdavidch#define BCE_MQ_KNL_BYP_COND_ENQUEUE_MASK1 0x00003c58 4449179771Sdavidch#define BCE_MQ_KNL_BYP_RX_V2P_MASK1 0x00003c5c 4450179771Sdavidch#define BCE_MQ_KNL_BYP_WRITE_MASK2 0x00003c60 4451179771Sdavidch#define BCE_MQ_KNL_BYP_TX_MASK2 0x00003c64 4452179771Sdavidch#define BCE_MQ_KNL_BYP_CMD_MASK2 0x00003c68 4453179771Sdavidch#define BCE_MQ_KNL_BYP_COND_ENQUEUE_MASK2 0x00003c6c 4454179771Sdavidch#define BCE_MQ_KNL_BYP_RX_V2P_MASK2 0x00003c70 4455179771Sdavidch#define BCE_MQ_MEM_WR_ADDR 0x00003c74 4456179771Sdavidch#define BCE_MQ_MEM_WR_ADDR_VALUE (0x3fL<<0) 4457157642Sps 4458179771Sdavidch#define BCE_MQ_MEM_WR_DATA0 0x00003c78 4459179771Sdavidch#define BCE_MQ_MEM_WR_DATA0_VALUE (0xffffffffL<<0) 4460157642Sps 4461179771Sdavidch#define BCE_MQ_MEM_WR_DATA1 0x00003c7c 4462179771Sdavidch#define BCE_MQ_MEM_WR_DATA1_VALUE (0xffffffffL<<0) 4463157642Sps 4464179771Sdavidch#define BCE_MQ_MEM_WR_DATA2 0x00003c80 4465179771Sdavidch#define BCE_MQ_MEM_WR_DATA2_VALUE (0x3fffffffL<<0) 4466179771Sdavidch#define BCE_MQ_MEM_WR_DATA2_VALUE_XI (0x7fffffffL<<0) 4467157642Sps 4468179771Sdavidch#define BCE_MQ_MEM_RD_ADDR 0x00003c84 4469179771Sdavidch#define BCE_MQ_MEM_RD_ADDR_VALUE (0x3fL<<0) 4470157642Sps 4471179771Sdavidch#define BCE_MQ_MEM_RD_DATA0 0x00003c88 4472179771Sdavidch#define BCE_MQ_MEM_RD_DATA0_VALUE (0xffffffffL<<0) 4473157642Sps 4474179771Sdavidch#define BCE_MQ_MEM_RD_DATA1 0x00003c8c 4475179771Sdavidch#define BCE_MQ_MEM_RD_DATA1_VALUE (0xffffffffL<<0) 4476157642Sps 4477179771Sdavidch#define BCE_MQ_MEM_RD_DATA2 0x00003c90 4478179771Sdavidch#define BCE_MQ_MEM_RD_DATA2_VALUE (0x3fffffffL<<0) 4479179771Sdavidch#define BCE_MQ_MEM_RD_DATA2_VALUE_XI (0x7fffffffL<<0) 4480157642Sps 4481179771Sdavidch#define BCE_MQ_CONFIG2 0x00003d00 4482179771Sdavidch#define BCE_MQ_CONFIG2_CONT_SZ (0x7L<<4) 4483179771Sdavidch#define BCE_MQ_CONFIG2_FIRST_L4L5 (0x1fL<<8) 4484157642Sps 4485179771Sdavidch#define BCE_MQ_MAP_L2_3 0x00003d2c 4486179771Sdavidch#define BCE_MQ_MAP_L2_3_MQ_OFFSET (0xffL<<0) 4487179771Sdavidch#define BCE_MQ_MAP_L2_3_SZ (0x3L<<8) 4488179771Sdavidch#define BCE_MQ_MAP_L2_3_CTX_OFFSET (0x2ffL<<10) 4489179771Sdavidch#define BCE_MQ_MAP_L2_3_BIN_OFFSET (0x7L<<23) 4490179771Sdavidch#define BCE_MQ_MAP_L2_3_ARM (0x3L<<26) 4491179771Sdavidch#define BCE_MQ_MAP_L2_3_ENA (0x1L<<31) 4492179771Sdavidch#define BCE_MQ_MAP_L2_3_DEFAULT 0x82004646 4493179771Sdavidch 4494179771Sdavidch#define BCE_MQ_MAP_L2_5 0x00003d34 4495179771Sdavidch#define BCE_MQ_MAP_L2_5_MQ_OFFSET (0xffL<<0) 4496179771Sdavidch#define BCE_MQ_MAP_L2_5_SZ (0x3L<<8) 4497179771Sdavidch#define BCE_MQ_MAP_L2_5_CTX_OFFSET (0x2ffL<<10) 4498179771Sdavidch#define BCE_MQ_MAP_L2_5_BIN_OFFSET (0x7L<<23) 4499179771Sdavidch#define BCE_MQ_MAP_L2_5_ARM (0x3L<<26) 4500179771Sdavidch#define BCE_MQ_MAP_L2_5_ENA (0x1L<<31) 4501179771Sdavidch#define BCE_MQ_MAP_L2_5_DEFAULT 0x83000b08 4502179771Sdavidch 4503179771Sdavidch 4504178132Sdavidch/* 4505178132Sdavidch * csch_reg definition 4506178132Sdavidch * offset: 0x4000 4507178132Sdavidch */ 4508207411Sdavidch#define BCE_CSCH_COMMAND 0x00004000 4509207411Sdavidch#define BCE_CSCH_CH_FTQ_CMD 0x000043f8 4510207411Sdavidch#define BCE_CSCH_CH_FTQ_CTL 0x000043fc 4511207411Sdavidch#define BCE_CSCH_CH_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4512207411Sdavidch#define BCE_CSCH_CH_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4513157642Sps 4514178132Sdavidch 4515157642Sps/* 4516157642Sps * tbdr_reg definition 4517157642Sps * offset: 0x5000 4518157642Sps */ 4519207411Sdavidch#define BCE_TBDR_COMMAND 0x00005000 4520207411Sdavidch#define BCE_TBDR_COMMAND_ENABLE (1L<<0) 4521207411Sdavidch#define BCE_TBDR_COMMAND_SOFT_RST (1L<<1) 4522207411Sdavidch#define BCE_TBDR_COMMAND_MSTR_ABORT (1L<<4) 4523157642Sps 4524207411Sdavidch#define BCE_TBDR_STATUS 0x00005004 4525207411Sdavidch#define BCE_TBDR_STATUS_DMA_WAIT (1L<<0) 4526207411Sdavidch#define BCE_TBDR_STATUS_FTQ_WAIT (1L<<1) 4527207411Sdavidch#define BCE_TBDR_STATUS_FIFO_OVERFLOW (1L<<2) 4528207411Sdavidch#define BCE_TBDR_STATUS_FIFO_UNDERFLOW (1L<<3) 4529207411Sdavidch#define BCE_TBDR_STATUS_SEARCHMISS_ERROR (1L<<4) 4530207411Sdavidch#define BCE_TBDR_STATUS_FTQ_ENTRY_CNT (1L<<5) 4531207411Sdavidch#define BCE_TBDR_STATUS_BURST_CNT (1L<<6) 4532157642Sps 4533207411Sdavidch#define BCE_TBDR_CONFIG 0x00005008 4534207411Sdavidch#define BCE_TBDR_CONFIG_MAX_BDS (0xffL<<0) 4535207411Sdavidch#define BCE_TBDR_CONFIG_SWAP_MODE (1L<<8) 4536207411Sdavidch#define BCE_TBDR_CONFIG_PRIORITY (1L<<9) 4537179771Sdavidch#define BCE_TBDR_CONFIG_CACHE_NEXT_PAGE_PTRS (1L<<10) 4538207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE (0xfL<<24) 4539207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_256 (0L<<24) 4540207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_512 (1L<<24) 4541207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_1K (2L<<24) 4542207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_2K (3L<<24) 4543207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_4K (4L<<24) 4544207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_8K (5L<<24) 4545207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_16K (6L<<24) 4546207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_32K (7L<<24) 4547207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_64K (8L<<24) 4548207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_128K (9L<<24) 4549207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_256K (10L<<24) 4550207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_512K (11L<<24) 4551207411Sdavidch#define BCE_TBDR_CONFIG_PAGE_SIZE_1M (12L<<24) 4552157642Sps 4553207411Sdavidch#define BCE_TBDR_DEBUG_VECT_PEEK 0x0000500c 4554207411Sdavidch#define BCE_TBDR_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0) 4555207411Sdavidch#define BCE_TBDR_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11) 4556207411Sdavidch#define BCE_TBDR_DEBUG_VECT_PEEK_1_SEL (0xfL<<12) 4557207411Sdavidch#define BCE_TBDR_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16) 4558207411Sdavidch#define BCE_TBDR_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27) 4559207411Sdavidch#define BCE_TBDR_DEBUG_VECT_PEEK_2_SEL (0xfL<<28) 4560157642Sps 4561207411Sdavidch#define BCE_TBDR_FTQ_DATA 0x000053c0 4562207411Sdavidch#define BCE_TBDR_FTQ_CMD 0x000053f8 4563207411Sdavidch#define BCE_TBDR_FTQ_CMD_OFFSET (0x3ffL<<0) 4564207411Sdavidch#define BCE_TBDR_FTQ_CMD_WR_TOP (1L<<10) 4565207411Sdavidch#define BCE_TBDR_FTQ_CMD_WR_TOP_0 (0L<<10) 4566207411Sdavidch#define BCE_TBDR_FTQ_CMD_WR_TOP_1 (1L<<10) 4567207411Sdavidch#define BCE_TBDR_FTQ_CMD_SFT_RESET (1L<<25) 4568207411Sdavidch#define BCE_TBDR_FTQ_CMD_RD_DATA (1L<<26) 4569207411Sdavidch#define BCE_TBDR_FTQ_CMD_ADD_INTERVEN (1L<<27) 4570207411Sdavidch#define BCE_TBDR_FTQ_CMD_ADD_DATA (1L<<28) 4571207411Sdavidch#define BCE_TBDR_FTQ_CMD_INTERVENE_CLR (1L<<29) 4572207411Sdavidch#define BCE_TBDR_FTQ_CMD_POP (1L<<30) 4573207411Sdavidch#define BCE_TBDR_FTQ_CMD_BUSY (1L<<31) 4574157642Sps 4575207411Sdavidch#define BCE_TBDR_FTQ_CTL 0x000053fc 4576207411Sdavidch#define BCE_TBDR_FTQ_CTL_INTERVENE (1L<<0) 4577207411Sdavidch#define BCE_TBDR_FTQ_CTL_OVERFLOW (1L<<1) 4578207411Sdavidch#define BCE_TBDR_FTQ_CTL_FORCE_INTERVENE (1L<<2) 4579207411Sdavidch#define BCE_TBDR_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4580207411Sdavidch#define BCE_TBDR_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4581157642Sps 4582157642Sps 4583157642Sps/* 4584157642Sps * tdma_reg definition 4585157642Sps * offset: 0x5c00 4586157642Sps */ 4587207411Sdavidch#define BCE_TDMA_COMMAND 0x00005c00 4588207411Sdavidch#define BCE_TDMA_COMMAND_ENABLED (1L<<0) 4589207411Sdavidch#define BCE_TDMA_COMMAND_MASTER_ABORT (1L<<4) 4590207411Sdavidch#define BCE_TDMA_COMMAND_BAD_L2_LENGTH_ABORT (1L<<7) 4591157642Sps 4592207411Sdavidch#define BCE_TDMA_STATUS 0x00005c04 4593207411Sdavidch#define BCE_TDMA_STATUS_DMA_WAIT (1L<<0) 4594207411Sdavidch#define BCE_TDMA_STATUS_PAYLOAD_WAIT (1L<<1) 4595207411Sdavidch#define BCE_TDMA_STATUS_PATCH_FTQ_WAIT (1L<<2) 4596157642Sps#define BCE_TDMA_STATUS_LOCK_WAIT (1L<<3) 4597157642Sps#define BCE_TDMA_STATUS_FTQ_ENTRY_CNT (1L<<16) 4598157642Sps#define BCE_TDMA_STATUS_BURST_CNT (1L<<17) 4599157642Sps 4600207411Sdavidch#define BCE_TDMA_CONFIG 0x00005c08 4601207411Sdavidch#define BCE_TDMA_CONFIG_ONE_DMA (1L<<0) 4602157642Sps#define BCE_TDMA_CONFIG_ONE_RECORD (1L<<1) 4603157642Sps#define BCE_TDMA_CONFIG_LIMIT_SZ (0xfL<<4) 4604157642Sps#define BCE_TDMA_CONFIG_LIMIT_SZ_64 (0L<<4) 4605157642Sps#define BCE_TDMA_CONFIG_LIMIT_SZ_128 (0x4L<<4) 4606157642Sps#define BCE_TDMA_CONFIG_LIMIT_SZ_256 (0x6L<<4) 4607157642Sps#define BCE_TDMA_CONFIG_LIMIT_SZ_512 (0x8L<<4) 4608207411Sdavidch#define BCE_TDMA_CONFIG_LINE_SZ (0xfL<<8) 4609157642Sps#define BCE_TDMA_CONFIG_LINE_SZ_64 (0L<<8) 4610157642Sps#define BCE_TDMA_CONFIG_LINE_SZ_128 (4L<<8) 4611157642Sps#define BCE_TDMA_CONFIG_LINE_SZ_256 (6L<<8) 4612157642Sps#define BCE_TDMA_CONFIG_LINE_SZ_512 (8L<<8) 4613157642Sps#define BCE_TDMA_CONFIG_ALIGN_ENA (1L<<15) 4614157642Sps#define BCE_TDMA_CONFIG_CHK_L2_BD (1L<<16) 4615157642Sps#define BCE_TDMA_CONFIG_FIFO_CMP (0xfL<<20) 4616157642Sps 4617157642Sps#define BCE_TDMA_PAYLOAD_PROD 0x00005c0c 4618157642Sps#define BCE_TDMA_PAYLOAD_PROD_VALUE (0x1fffL<<3) 4619157642Sps 4620157642Sps#define BCE_TDMA_DBG_WATCHDOG 0x00005c10 4621157642Sps#define BCE_TDMA_DBG_TRIGGER 0x00005c14 4622157642Sps#define BCE_TDMA_DMAD_FSM 0x00005c80 4623157642Sps#define BCE_TDMA_DMAD_FSM_BD_INVLD (1L<<0) 4624157642Sps#define BCE_TDMA_DMAD_FSM_PUSH (0xfL<<4) 4625157642Sps#define BCE_TDMA_DMAD_FSM_ARB_TBDC (0x3L<<8) 4626157642Sps#define BCE_TDMA_DMAD_FSM_ARB_CTX (1L<<12) 4627157642Sps#define BCE_TDMA_DMAD_FSM_DR_INTF (1L<<16) 4628157642Sps#define BCE_TDMA_DMAD_FSM_DMAD (0x7L<<20) 4629157642Sps#define BCE_TDMA_DMAD_FSM_BD (0xfL<<24) 4630157642Sps 4631157642Sps#define BCE_TDMA_DMAD_STATUS 0x00005c84 4632157642Sps#define BCE_TDMA_DMAD_STATUS_RHOLD_PUSH_ENTRY (0x3L<<0) 4633157642Sps#define BCE_TDMA_DMAD_STATUS_RHOLD_DMAD_ENTRY (0x3L<<4) 4634157642Sps#define BCE_TDMA_DMAD_STATUS_RHOLD_BD_ENTRY (0x3L<<8) 4635157642Sps#define BCE_TDMA_DMAD_STATUS_IFTQ_ENUM (0xfL<<12) 4636157642Sps 4637157642Sps#define BCE_TDMA_DR_INTF_FSM 0x00005c88 4638157642Sps#define BCE_TDMA_DR_INTF_FSM_L2_COMP (0x3L<<0) 4639157642Sps#define BCE_TDMA_DR_INTF_FSM_TPATQ (0x7L<<4) 4640157642Sps#define BCE_TDMA_DR_INTF_FSM_TPBUF (0x3L<<8) 4641157642Sps#define BCE_TDMA_DR_INTF_FSM_DR_BUF (0x7L<<12) 4642157642Sps#define BCE_TDMA_DR_INTF_FSM_DMAD (0x7L<<16) 4643157642Sps 4644207411Sdavidch#define BCE_TDMA_DR_INTF_STATUS 0x00005c8c 4645157642Sps#define BCE_TDMA_DR_INTF_STATUS_HOLE_PHASE (0x7L<<0) 4646157642Sps#define BCE_TDMA_DR_INTF_STATUS_DATA_AVAIL (0x3L<<4) 4647157642Sps#define BCE_TDMA_DR_INTF_STATUS_SHIFT_ADDR (0x7L<<8) 4648157642Sps#define BCE_TDMA_DR_INTF_STATUS_NXT_PNTR (0xfL<<12) 4649157642Sps#define BCE_TDMA_DR_INTF_STATUS_BYTE_COUNT (0x7L<<16) 4650157642Sps 4651157642Sps#define BCE_TDMA_FTQ_DATA 0x00005fc0 4652157642Sps#define BCE_TDMA_FTQ_CMD 0x00005ff8 4653207411Sdavidch#define BCE_TDMA_FTQ_CMD_OFFSET (0x3ffL<<0) 4654207411Sdavidch#define BCE_TDMA_FTQ_CMD_WR_TOP (1L<<10) 4655157642Sps#define BCE_TDMA_FTQ_CMD_WR_TOP_0 (0L<<10) 4656157642Sps#define BCE_TDMA_FTQ_CMD_WR_TOP_1 (1L<<10) 4657157642Sps#define BCE_TDMA_FTQ_CMD_SFT_RESET (1L<<25) 4658157642Sps#define BCE_TDMA_FTQ_CMD_RD_DATA (1L<<26) 4659157642Sps#define BCE_TDMA_FTQ_CMD_ADD_INTERVEN (1L<<27) 4660157642Sps#define BCE_TDMA_FTQ_CMD_ADD_DATA (1L<<28) 4661157642Sps#define BCE_TDMA_FTQ_CMD_INTERVENE_CLR (1L<<29) 4662157642Sps#define BCE_TDMA_FTQ_CMD_POP (1L<<30) 4663157642Sps#define BCE_TDMA_FTQ_CMD_BUSY (1L<<31) 4664157642Sps 4665157642Sps#define BCE_TDMA_FTQ_CTL 0x00005ffc 4666157642Sps#define BCE_TDMA_FTQ_CTL_INTERVENE (1L<<0) 4667157642Sps#define BCE_TDMA_FTQ_CTL_OVERFLOW (1L<<1) 4668157642Sps#define BCE_TDMA_FTQ_CTL_FORCE_INTERVENE (1L<<2) 4669157642Sps#define BCE_TDMA_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 4670157642Sps#define BCE_TDMA_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 4671157642Sps 4672157642Sps 4673179771Sdavidch/* 4674179771Sdavidch * nvm_reg definition 4675179771Sdavidch * offset: 0x6400 4676179771Sdavidch */ 4677207411Sdavidch#define BCE_NVM_COMMAND 0x00006400 4678179771Sdavidch#define BCE_NVM_COMMAND_RST (1L<<0) 4679179771Sdavidch#define BCE_NVM_COMMAND_DONE (1L<<3) 4680179771Sdavidch#define BCE_NVM_COMMAND_DOIT (1L<<4) 4681179771Sdavidch#define BCE_NVM_COMMAND_WR (1L<<5) 4682179771Sdavidch#define BCE_NVM_COMMAND_ERASE (1L<<6) 4683179771Sdavidch#define BCE_NVM_COMMAND_FIRST (1L<<7) 4684179771Sdavidch#define BCE_NVM_COMMAND_LAST (1L<<8) 4685179771Sdavidch#define BCE_NVM_COMMAND_WREN (1L<<16) 4686179771Sdavidch#define BCE_NVM_COMMAND_WRDI (1L<<17) 4687179771Sdavidch#define BCE_NVM_COMMAND_EWSR (1L<<18) 4688179771Sdavidch#define BCE_NVM_COMMAND_WRSR (1L<<19) 4689157642Sps 4690179771Sdavidch#define BCE_NVM_STATUS 0x00006404 4691179771Sdavidch#define BCE_NVM_STATUS_PI_FSM_STATE (0xfL<<0) 4692179771Sdavidch#define BCE_NVM_STATUS_EE_FSM_STATE (0xfL<<4) 4693179771Sdavidch#define BCE_NVM_STATUS_EQ_FSM_STATE (0xfL<<8) 4694179771Sdavidch 4695179771Sdavidch#define BCE_NVM_WRITE 0x00006408 4696179771Sdavidch#define BCE_NVM_WRITE_NVM_WRITE_VALUE (0xffffffffL<<0) 4697179771Sdavidch#define BCE_NVM_WRITE_NVM_WRITE_VALUE_BIT_BANG (0L<<0) 4698179771Sdavidch#define BCE_NVM_WRITE_NVM_WRITE_VALUE_EECLK (1L<<0) 4699179771Sdavidch#define BCE_NVM_WRITE_NVM_WRITE_VALUE_EEDATA (2L<<0) 4700179771Sdavidch#define BCE_NVM_WRITE_NVM_WRITE_VALUE_SCLK (4L<<0) 4701179771Sdavidch#define BCE_NVM_WRITE_NVM_WRITE_VALUE_CS_B (8L<<0) 4702179771Sdavidch#define BCE_NVM_WRITE_NVM_WRITE_VALUE_SO (16L<<0) 4703179771Sdavidch#define BCE_NVM_WRITE_NVM_WRITE_VALUE_SI (32L<<0) 4704179771Sdavidch 4705179771Sdavidch#define BCE_NVM_ADDR 0x0000640c 4706179771Sdavidch#define BCE_NVM_ADDR_NVM_ADDR_VALUE (0xffffffL<<0) 4707179771Sdavidch#define BCE_NVM_ADDR_NVM_ADDR_VALUE_BIT_BANG (0L<<0) 4708179771Sdavidch#define BCE_NVM_ADDR_NVM_ADDR_VALUE_EECLK (1L<<0) 4709179771Sdavidch#define BCE_NVM_ADDR_NVM_ADDR_VALUE_EEDATA (2L<<0) 4710179771Sdavidch#define BCE_NVM_ADDR_NVM_ADDR_VALUE_SCLK (4L<<0) 4711179771Sdavidch#define BCE_NVM_ADDR_NVM_ADDR_VALUE_CS_B (8L<<0) 4712179771Sdavidch#define BCE_NVM_ADDR_NVM_ADDR_VALUE_SO (16L<<0) 4713179771Sdavidch#define BCE_NVM_ADDR_NVM_ADDR_VALUE_SI (32L<<0) 4714179771Sdavidch 4715179771Sdavidch#define BCE_NVM_READ 0x00006410 4716179771Sdavidch#define BCE_NVM_READ_NVM_READ_VALUE (0xffffffffL<<0) 4717179771Sdavidch#define BCE_NVM_READ_NVM_READ_VALUE_BIT_BANG (0L<<0) 4718179771Sdavidch#define BCE_NVM_READ_NVM_READ_VALUE_EECLK (1L<<0) 4719179771Sdavidch#define BCE_NVM_READ_NVM_READ_VALUE_EEDATA (2L<<0) 4720179771Sdavidch#define BCE_NVM_READ_NVM_READ_VALUE_SCLK (4L<<0) 4721179771Sdavidch#define BCE_NVM_READ_NVM_READ_VALUE_CS_B (8L<<0) 4722179771Sdavidch#define BCE_NVM_READ_NVM_READ_VALUE_SO (16L<<0) 4723179771Sdavidch#define BCE_NVM_READ_NVM_READ_VALUE_SI (32L<<0) 4724179771Sdavidch 4725179771Sdavidch#define BCE_NVM_CFG1 0x00006414 4726207411Sdavidch#define BCE_NVM_CFG1_FLASH_MODE (1L<<0) 4727179771Sdavidch#define BCE_NVM_CFG1_BUFFER_MODE (1L<<1) 4728179771Sdavidch#define BCE_NVM_CFG1_PASS_MODE (1L<<2) 4729179771Sdavidch#define BCE_NVM_CFG1_BITBANG_MODE (1L<<3) 4730207411Sdavidch#define BCE_NVM_CFG1_STATUS_BIT (0x7L<<4) 4731179771Sdavidch#define BCE_NVM_CFG1_STATUS_BIT_FLASH_RDY (0L<<4) 4732179771Sdavidch#define BCE_NVM_CFG1_STATUS_BIT_BUFFER_RDY (7L<<4) 4733179771Sdavidch#define BCE_NVM_CFG1_SPI_CLK_DIV (0xfL<<7) 4734179771Sdavidch#define BCE_NVM_CFG1_SEE_CLK_DIV (0x7ffL<<11) 4735179771Sdavidch#define BCE_NVM_CFG1_PROTECT_MODE (1L<<24) 4736207411Sdavidch#define BCE_NVM_CFG1_FLASH_SIZE (1L<<25) 4737179771Sdavidch#define BCE_NVM_CFG1_COMPAT_BYPASSS (1L<<31) 4738179771Sdavidch 4739179771Sdavidch#define BCE_NVM_CFG2 0x00006418 4740179771Sdavidch#define BCE_NVM_CFG2_ERASE_CMD (0xffL<<0) 4741179771Sdavidch#define BCE_NVM_CFG2_DUMMY (0xffL<<8) 4742207411Sdavidch#define BCE_NVM_CFG2_STATUS_CMD (0xffL<<16) 4743179771Sdavidch 4744179771Sdavidch#define BCE_NVM_CFG3 0x0000641c 4745179771Sdavidch#define BCE_NVM_CFG3_BUFFER_RD_CMD (0xffL<<0) 4746179771Sdavidch#define BCE_NVM_CFG3_WRITE_CMD (0xffL<<8) 4747179771Sdavidch#define BCE_NVM_CFG3_BUFFER_WRITE_CMD (0xffL<<16) 4748179771Sdavidch#define BCE_NVM_CFG3_READ_CMD (0xffL<<24) 4749179771Sdavidch 4750179771Sdavidch#define BCE_NVM_SW_ARB 0x00006420 4751179771Sdavidch#define BCE_NVM_SW_ARB_ARB_REQ_SET0 (1L<<0) 4752179771Sdavidch#define BCE_NVM_SW_ARB_ARB_REQ_SET1 (1L<<1) 4753179771Sdavidch#define BCE_NVM_SW_ARB_ARB_REQ_SET2 (1L<<2) 4754179771Sdavidch#define BCE_NVM_SW_ARB_ARB_REQ_SET3 (1L<<3) 4755179771Sdavidch#define BCE_NVM_SW_ARB_ARB_REQ_CLR0 (1L<<4) 4756179771Sdavidch#define BCE_NVM_SW_ARB_ARB_REQ_CLR1 (1L<<5) 4757179771Sdavidch#define BCE_NVM_SW_ARB_ARB_REQ_CLR2 (1L<<6) 4758179771Sdavidch#define BCE_NVM_SW_ARB_ARB_REQ_CLR3 (1L<<7) 4759207411Sdavidch#define BCE_NVM_SW_ARB_ARB_ARB0 (1L<<8) 4760207411Sdavidch#define BCE_NVM_SW_ARB_ARB_ARB1 (1L<<9) 4761207411Sdavidch#define BCE_NVM_SW_ARB_ARB_ARB2 (1L<<10) 4762207411Sdavidch#define BCE_NVM_SW_ARB_ARB_ARB3 (1L<<11) 4763179771Sdavidch#define BCE_NVM_SW_ARB_REQ0 (1L<<12) 4764179771Sdavidch#define BCE_NVM_SW_ARB_REQ1 (1L<<13) 4765179771Sdavidch#define BCE_NVM_SW_ARB_REQ2 (1L<<14) 4766179771Sdavidch#define BCE_NVM_SW_ARB_REQ3 (1L<<15) 4767179771Sdavidch 4768179771Sdavidch#define BCE_NVM_ACCESS_ENABLE 0x00006424 4769179771Sdavidch#define BCE_NVM_ACCESS_ENABLE_EN (1L<<0) 4770179771Sdavidch#define BCE_NVM_ACCESS_ENABLE_WR_EN (1L<<1) 4771179771Sdavidch 4772179771Sdavidch#define BCE_NVM_WRITE1 0x00006428 4773207411Sdavidch#define BCE_NVM_WRITE1_WREN_CMD (0xffL<<0) 4774207411Sdavidch#define BCE_NVM_WRITE1_WRDI_CMD (0xffL<<8) 4775179771Sdavidch#define BCE_NVM_WRITE1_SR_DATA (0xffL<<16) 4776179771Sdavidch 4777179771Sdavidch 4778157642Sps/* 4779157642Sps * hc_reg definition 4780157642Sps * offset: 0x6800 4781157642Sps */ 4782157642Sps#define BCE_HC_COMMAND 0x00006800 4783157642Sps#define BCE_HC_COMMAND_ENABLE (1L<<0) 4784157642Sps#define BCE_HC_COMMAND_SKIP_ABORT (1L<<4) 4785207411Sdavidch#define BCE_HC_COMMAND_COAL_NOW (1L<<16) 4786157642Sps#define BCE_HC_COMMAND_COAL_NOW_WO_INT (1L<<17) 4787157642Sps#define BCE_HC_COMMAND_STATS_NOW (1L<<18) 4788157642Sps#define BCE_HC_COMMAND_FORCE_INT (0x3L<<19) 4789157642Sps#define BCE_HC_COMMAND_FORCE_INT_NULL (0L<<19) 4790157642Sps#define BCE_HC_COMMAND_FORCE_INT_HIGH (1L<<19) 4791157642Sps#define BCE_HC_COMMAND_FORCE_INT_LOW (2L<<19) 4792157642Sps#define BCE_HC_COMMAND_FORCE_INT_FREE (3L<<19) 4793157642Sps#define BCE_HC_COMMAND_CLR_STAT_NOW (1L<<21) 4794179771Sdavidch#define BCE_HC_COMMAND_MAIN_PWR_INT (1L<<22) 4795179771Sdavidch#define BCE_HC_COMMAND_COAL_ON_NEXT_EVENT (1L<<27) 4796157642Sps 4797157642Sps#define BCE_HC_STATUS 0x00006804 4798157642Sps#define BCE_HC_STATUS_MASTER_ABORT (1L<<0) 4799157642Sps#define BCE_HC_STATUS_PARITY_ERROR_STATE (1L<<1) 4800157642Sps#define BCE_HC_STATUS_PCI_CLK_CNT_STAT (1L<<16) 4801207411Sdavidch#define BCE_HC_STATUS_CORE_CLK_CNT_STAT (1L<<17) 4802157642Sps#define BCE_HC_STATUS_NUM_STATUS_BLOCKS_STAT (1L<<18) 4803157642Sps#define BCE_HC_STATUS_NUM_INT_GEN_STAT (1L<<19) 4804157642Sps#define BCE_HC_STATUS_NUM_INT_MBOX_WR_STAT (1L<<20) 4805157642Sps#define BCE_HC_STATUS_CORE_CLKS_TO_HW_INTACK_STAT (1L<<23) 4806157642Sps#define BCE_HC_STATUS_CORE_CLKS_TO_SW_INTACK_STAT (1L<<24) 4807157642Sps#define BCE_HC_STATUS_CORE_CLKS_DURING_SW_INTACK_STAT (1L<<25) 4808157642Sps 4809157642Sps#define BCE_HC_CONFIG 0x00006808 4810157642Sps#define BCE_HC_CONFIG_COLLECT_STATS (1L<<0) 4811157642Sps#define BCE_HC_CONFIG_RX_TMR_MODE (1L<<1) 4812157642Sps#define BCE_HC_CONFIG_TX_TMR_MODE (1L<<2) 4813157642Sps#define BCE_HC_CONFIG_COM_TMR_MODE (1L<<3) 4814157642Sps#define BCE_HC_CONFIG_CMD_TMR_MODE (1L<<4) 4815157642Sps#define BCE_HC_CONFIG_STATISTIC_PRIORITY (1L<<5) 4816157642Sps#define BCE_HC_CONFIG_STATUS_PRIORITY (1L<<6) 4817157642Sps#define BCE_HC_CONFIG_STAT_MEM_ADDR (0xffL<<8) 4818179771Sdavidch#define BCE_HC_CONFIG_PER_MODE (1L<<16) 4819179771Sdavidch#define BCE_HC_CONFIG_ONE_SHOT (1L<<17) 4820179771Sdavidch#define BCE_HC_CONFIG_USE_INT_PARAM (1L<<18) 4821179771Sdavidch#define BCE_HC_CONFIG_SET_MASK_AT_RD (1L<<19) 4822207411Sdavidch#define BCE_HC_CONFIG_PER_COLLECT_LIMIT (0xfL<<20) 4823179771Sdavidch#define BCE_HC_CONFIG_SB_ADDR_INC (0x7L<<24) 4824179771Sdavidch#define BCE_HC_CONFIG_SB_ADDR_INC_64B (0L<<24) 4825179771Sdavidch#define BCE_HC_CONFIG_SB_ADDR_INC_128B (1L<<24) 4826179771Sdavidch#define BCE_HC_CONFIG_SB_ADDR_INC_256B (2L<<24) 4827179771Sdavidch#define BCE_HC_CONFIG_SB_ADDR_INC_512B (3L<<24) 4828207411Sdavidch#define BCE_HC_CONFIG_SB_ADDR_INC_1024B (4L<<24) 4829207411Sdavidch#define BCE_HC_CONFIG_SB_ADDR_INC_2048B (5L<<24) 4830207411Sdavidch#define BCE_HC_CONFIG_SB_ADDR_INC_4096B (6L<<24) 4831207411Sdavidch#define BCE_HC_CONFIG_SB_ADDR_INC_8192B (7L<<24) 4832207411Sdavidch#define BCE_HC_CONFIG_GEN_STAT_AVG_INTR (1L<<29) 4833179771Sdavidch#define BCE_HC_CONFIG_UNMASK_ALL (1L<<30) 4834179771Sdavidch#define BCE_HC_CONFIG_TX_SEL (1L<<31) 4835157642Sps 4836207411Sdavidch#define BCE_HC_ATTN_BITS_ENABLE 0x0000680c 4837157642Sps#define BCE_HC_STATUS_ADDR_L 0x00006810 4838157642Sps#define BCE_HC_STATUS_ADDR_H 0x00006814 4839157642Sps#define BCE_HC_STATISTICS_ADDR_L 0x00006818 4840157642Sps#define BCE_HC_STATISTICS_ADDR_H 0x0000681c 4841157642Sps#define BCE_HC_TX_QUICK_CONS_TRIP 0x00006820 4842207411Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_VALUE (0xffL<<0) 4843157642Sps#define BCE_HC_TX_QUICK_CONS_TRIP_INT (0xffL<<16) 4844157642Sps 4845157642Sps#define BCE_HC_COMP_PROD_TRIP 0x00006824 4846157642Sps#define BCE_HC_COMP_PROD_TRIP_VALUE (0xffL<<0) 4847157642Sps#define BCE_HC_COMP_PROD_TRIP_INT (0xffL<<16) 4848157642Sps 4849157642Sps#define BCE_HC_RX_QUICK_CONS_TRIP 0x00006828 4850207411Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_VALUE (0xffL<<0) 4851157642Sps#define BCE_HC_RX_QUICK_CONS_TRIP_INT (0xffL<<16) 4852157642Sps 4853207411Sdavidch#define BCE_HC_RX_TICKS 0x0000682c 4854157642Sps#define BCE_HC_RX_TICKS_VALUE (0x3ffL<<0) 4855157642Sps#define BCE_HC_RX_TICKS_INT (0x3ffL<<16) 4856157642Sps 4857207411Sdavidch#define BCE_HC_TX_TICKS 0x00006830 4858157642Sps#define BCE_HC_TX_TICKS_VALUE (0x3ffL<<0) 4859157642Sps#define BCE_HC_TX_TICKS_INT (0x3ffL<<16) 4860157642Sps 4861157642Sps#define BCE_HC_COM_TICKS 0x00006834 4862157642Sps#define BCE_HC_COM_TICKS_VALUE (0x3ffL<<0) 4863157642Sps#define BCE_HC_COM_TICKS_INT (0x3ffL<<16) 4864157642Sps 4865157642Sps#define BCE_HC_CMD_TICKS 0x00006838 4866157642Sps#define BCE_HC_CMD_TICKS_VALUE (0x3ffL<<0) 4867157642Sps#define BCE_HC_CMD_TICKS_INT (0x3ffL<<16) 4868157642Sps 4869157642Sps#define BCE_HC_PERIODIC_TICKS 0x0000683c 4870207411Sdavidch#define BCE_HC_PERIODIC_TICKS_HC_PERIODIC_TICKS (0xffffL<<0) 4871179771Sdavidch#define BCE_HC_PERIODIC_TICKS_HC_INT_PERIODIC_TICKS (0xffffL<<16) 4872157642Sps 4873157642Sps#define BCE_HC_STAT_COLLECT_TICKS 0x00006840 4874157642Sps#define BCE_HC_STAT_COLLECT_TICKS_HC_STAT_COLL_TICKS (0xffL<<4) 4875157642Sps 4876157642Sps#define BCE_HC_STATS_TICKS 0x00006844 4877157642Sps#define BCE_HC_STATS_TICKS_HC_STAT_TICKS (0xffffL<<8) 4878157642Sps 4879179771Sdavidch#define BCE_HC_STATS_INTERRUPT_STATUS 0x00006848 4880207411Sdavidch#define BCE_HC_STATS_INTERRUPT_STATUS_SB_STATUS (0x1ffL<<0) 4881179771Sdavidch#define BCE_HC_STATS_INTERRUPT_STATUS_INT_STATUS (0x1ffL<<16) 4882179771Sdavidch 4883157642Sps#define BCE_HC_STAT_MEM_DATA 0x0000684c 4884157642Sps#define BCE_HC_STAT_GEN_SEL_0 0x00006850 4885207411Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0 (0x7fL<<0) 4886157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT0 (0L<<0) 4887157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT1 (1L<<0) 4888157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT2 (2L<<0) 4889157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT3 (3L<<0) 4890157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT4 (4L<<0) 4891157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT5 (5L<<0) 4892157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT6 (6L<<0) 4893157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT7 (7L<<0) 4894157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT8 (8L<<0) 4895157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT9 (9L<<0) 4896157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT10 (10L<<0) 4897157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXP_STAT11 (11L<<0) 4898157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT0 (12L<<0) 4899157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT1 (13L<<0) 4900157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT2 (14L<<0) 4901157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT3 (15L<<0) 4902157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT4 (16L<<0) 4903157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT5 (17L<<0) 4904157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT6 (18L<<0) 4905157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXP_STAT7 (19L<<0) 4906157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT0 (20L<<0) 4907157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT1 (21L<<0) 4908157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT2 (22L<<0) 4909157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT3 (23L<<0) 4910157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT4 (24L<<0) 4911157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT5 (25L<<0) 4912157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT6 (26L<<0) 4913157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT7 (27L<<0) 4914157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT8 (28L<<0) 4915157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT9 (29L<<0) 4916157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT10 (30L<<0) 4917157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COM_STAT11 (31L<<0) 4918157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT0 (32L<<0) 4919157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT1 (33L<<0) 4920157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT2 (34L<<0) 4921157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPAT_STAT3 (35L<<0) 4922157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT0 (36L<<0) 4923157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT1 (37L<<0) 4924157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT2 (38L<<0) 4925157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT3 (39L<<0) 4926157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT4 (40L<<0) 4927157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT5 (41L<<0) 4928157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT6 (42L<<0) 4929157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CP_STAT7 (43L<<0) 4930157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT0 (44L<<0) 4931157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT1 (45L<<0) 4932157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT2 (46L<<0) 4933157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT3 (47L<<0) 4934157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT4 (48L<<0) 4935157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT5 (49L<<0) 4936157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT6 (50L<<0) 4937157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MCP_STAT7 (51L<<0) 4938157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_PCI_CLK_CNT (52L<<0) 4939157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CORE_CLK_CNT (53L<<0) 4940157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS (54L<<0) 4941157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN (55L<<0) 4942157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR (56L<<0) 4943157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK (59L<<0) 4944157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK (60L<<0) 4945157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK (61L<<0) 4946157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_CMD_CNT (62L<<0) 4947157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCH_SLOT_CNT (63L<<0) 4948157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_CMD_CNT (64L<<0) 4949157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSCH_SLOT_CNT (65L<<0) 4950157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUPQ_VALID_CNT (66L<<0) 4951157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPQ_VALID_CNT (67L<<0) 4952157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RXPCQ_VALID_CNT (68L<<0) 4953207411Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PPQ_VALID_CNT (69L<<0) 4954207411Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PMQ_VALID_CNT (70L<<0) 4955207411Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PTQ_VALID_CNT (71L<<0) 4956157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMAQ_VALID_CNT (72L<<0) 4957157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TSCHQ_VALID_CNT (73L<<0) 4958157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDRQ_VALID_CNT (74L<<0) 4959157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TXPQ_VALID_CNT (75L<<0) 4960157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMAQ_VALID_CNT (76L<<0) 4961157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TPATQ_VALID_CNT (77L<<0) 4962157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TASQ_VALID_CNT (78L<<0) 4963157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CSQ_VALID_CNT (79L<<0) 4964157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CPQ_VALID_CNT (80L<<0) 4965157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMXQ_VALID_CNT (81L<<0) 4966157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMTQ_VALID_CNT (82L<<0) 4967157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_COMQ_VALID_CNT (83L<<0) 4968157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MGMQ_VALID_CNT (84L<<0) 4969157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_TRANSFERS_CNT (85L<<0) 4970157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_READ_DELAY_PCI_CLKS_CNT (86L<<0) 4971157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_TRANSFERS_CNT (87L<<0) 4972157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_DELAY_PCI_CLKS_CNT (88L<<0) 4973157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_READ_RETRY_AFTER_DATA_CNT (89L<<0) 4974157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_TRANSFERS_CNT (90L<<0) 4975157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_WRITE_DELAY_PCI_CLKS_CNT (91L<<0) 4976157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_TRANSFERS_CNT (92L<<0) 4977157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_DELAY_PCI_CLKS_CNT (93L<<0) 4978157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_DMAE_BIG_WRITE_RETRY_AFTER_DATA_CNT (94L<<0) 4979157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_WR_CNT64 (95L<<0) 4980157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_RD_CNT64 (96L<<0) 4981157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_ACC_STALL_CLKS (97L<<0) 4982157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_LOCK_STALL_CLKS (98L<<0) 4983157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS_STAT (99L<<0) 4984157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_CTX_ACCESS64_STAT (100L<<0) 4985157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MBQ_PCI_STALL_STAT (101L<<0) 4986157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_FTQ_ENTRY_CNT (102L<<0) 4987157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TBDR_BURST_CNT (103L<<0) 4988157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_FTQ_ENTRY_CNT (104L<<0) 4989157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TDMA_BURST_CNT (105L<<0) 4990157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_FTQ_ENTRY_CNT (106L<<0) 4991157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RDMA_BURST_CNT (107L<<0) 4992157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RLUP_MATCH_CNT (108L<<0) 4993157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_POLL_PASS_CNT (109L<<0) 4994157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR1_CNT (110L<<0) 4995157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR2_CNT (111L<<0) 4996157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR3_CNT (112L<<0) 4997157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR4_CNT (113L<<0) 4998157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_TMR_TMR5_CNT (114L<<0) 4999157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT0 (115L<<0) 5000157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT1 (116L<<0) 5001157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT2 (117L<<0) 5002157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT3 (118L<<0) 5003157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT4 (119L<<0) 5004157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2P_STAT5 (120L<<0) 5005157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC1_MISS (121L<<0) 5006157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_PROC2_MISS (122L<<0) 5007157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RBDC_BURST_CNT (127L<<0) 5008157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_1 (0x7fL<<8) 5009157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_2 (0x7fL<<16) 5010157642Sps#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_3 (0x7fL<<24) 5011179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_XI (0xffL<<0) 5012179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UMP_RX_FRAME_DROP_XI (52L<<0) 5013179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S0_XI (57L<<0) 5014179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S1_XI (58L<<0) 5015179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S2_XI (85L<<0) 5016179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S3_XI (86L<<0) 5017179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S4_XI (87L<<0) 5018179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S5_XI (88L<<0) 5019179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S6_XI (89L<<0) 5020179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S7_XI (90L<<0) 5021179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S8_XI (91L<<0) 5022179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S9_XI (92L<<0) 5023179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_UNUSED_S10_XI (93L<<0) 5024179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_MQ_IDB_OFLOW_XI (94L<<0) 5025179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_RD_CNT_XI (123L<<0) 5026179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_BLK_WR_CNT_XI (124L<<0) 5027179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_HITS_XI (125L<<0) 5028179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_CTX_MISSES_XI (126L<<0) 5029179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC1_XI (128L<<0) 5030179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC1_XI (129L<<0) 5031179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC1_XI (130L<<0) 5032179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC1_XI (131L<<0) 5033179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC1_XI (132L<<0) 5034179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC1_XI (133L<<0) 5035179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC2_XI (134L<<0) 5036179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC2_XI (135L<<0) 5037179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC2_XI (136L<<0) 5038179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC2_XI (137L<<0) 5039179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC2_XI (138L<<0) 5040179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC2_XI (139L<<0) 5041179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC3_XI (140L<<0) 5042179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC3_XI (141L<<0) 5043179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC3_XI (142L<<0) 5044179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC3_XI (143L<<0) 5045179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC3_XI (144L<<0) 5046179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC3_XI (145L<<0) 5047179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC4_XI (146L<<0) 5048179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC4_XI (147L<<0) 5049179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC4_XI (148L<<0) 5050179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC4_XI (149L<<0) 5051179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC4_XI (150L<<0) 5052179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC4_XI (151L<<0) 5053179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC5_XI (152L<<0) 5054179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC5_XI (153L<<0) 5055179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC5_XI (154L<<0) 5056179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC5_XI (155L<<0) 5057179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC5_XI (156L<<0) 5058179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC5_XI (157L<<0) 5059179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC6_XI (158L<<0) 5060179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC6_XI (159L<<0) 5061179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC6_XI (160L<<0) 5062179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC6_XI (161L<<0) 5063179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC6_XI (162L<<0) 5064179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC6_XI (163L<<0) 5065179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC7_XI (164L<<0) 5066179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC7_XI (165L<<0) 5067179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC7_XI (166L<<0) 5068179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC7_XI (167L<<0) 5069179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC7_XI (168L<<0) 5070179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC7_XI (169L<<0) 5071179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_STATUS_BLOCKS_VEC8_XI (170L<<0) 5072179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_GEN_VEC8_XI (171L<<0) 5073179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_NUM_INT_MBOX_WR_VEC8_XI (172L<<0) 5074179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_HW_INTACK_VEC8_XI (173L<<0) 5075179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_TO_SW_INTACK_VEC8_XI (174L<<0) 5076179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_HC_CORE_CLKS_DURING_SW_INTACK_VEC8_XI (175L<<0) 5077179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_CMD_CNT_XI (176L<<0) 5078179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCS_SLOT_CNT_XI (177L<<0) 5079179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_0_RV2PCSQ_VALID_CNT_XI (178L<<0) 5080179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_1_XI (0xffL<<8) 5081179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_2_XI (0xffL<<16) 5082179771Sdavidch#define BCE_HC_STAT_GEN_SEL_0_GEN_SEL_3_XI (0xffL<<24) 5083157642Sps 5084157642Sps#define BCE_HC_STAT_GEN_SEL_1 0x00006854 5085157642Sps#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_4 (0x7fL<<0) 5086157642Sps#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_5 (0x7fL<<8) 5087157642Sps#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_6 (0x7fL<<16) 5088157642Sps#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_7 (0x7fL<<24) 5089179771Sdavidch#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_4_XI (0xffL<<0) 5090179771Sdavidch#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_5_XI (0xffL<<8) 5091179771Sdavidch#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_6_XI (0xffL<<16) 5092179771Sdavidch#define BCE_HC_STAT_GEN_SEL_1_GEN_SEL_7_XI (0xffL<<24) 5093157642Sps 5094157642Sps#define BCE_HC_STAT_GEN_SEL_2 0x00006858 5095157642Sps#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_8 (0x7fL<<0) 5096157642Sps#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_9 (0x7fL<<8) 5097157642Sps#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_10 (0x7fL<<16) 5098157642Sps#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_11 (0x7fL<<24) 5099179771Sdavidch#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_8_XI (0xffL<<0) 5100179771Sdavidch#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_9_XI (0xffL<<8) 5101179771Sdavidch#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_10_XI (0xffL<<16) 5102179771Sdavidch#define BCE_HC_STAT_GEN_SEL_2_GEN_SEL_11_XI (0xffL<<24) 5103157642Sps 5104157642Sps#define BCE_HC_STAT_GEN_SEL_3 0x0000685c 5105157642Sps#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_12 (0x7fL<<0) 5106157642Sps#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_13 (0x7fL<<8) 5107157642Sps#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_14 (0x7fL<<16) 5108157642Sps#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_15 (0x7fL<<24) 5109179771Sdavidch#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_12_XI (0xffL<<0) 5110179771Sdavidch#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_13_XI (0xffL<<8) 5111179771Sdavidch#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_14_XI (0xffL<<16) 5112179771Sdavidch#define BCE_HC_STAT_GEN_SEL_3_GEN_SEL_15_XI (0xffL<<24) 5113157642Sps 5114157642Sps#define BCE_HC_STAT_GEN_STAT0 0x00006888 5115157642Sps#define BCE_HC_STAT_GEN_STAT1 0x0000688c 5116157642Sps#define BCE_HC_STAT_GEN_STAT2 0x00006890 5117157642Sps#define BCE_HC_STAT_GEN_STAT3 0x00006894 5118157642Sps#define BCE_HC_STAT_GEN_STAT4 0x00006898 5119157642Sps#define BCE_HC_STAT_GEN_STAT5 0x0000689c 5120157642Sps#define BCE_HC_STAT_GEN_STAT6 0x000068a0 5121157642Sps#define BCE_HC_STAT_GEN_STAT7 0x000068a4 5122157642Sps#define BCE_HC_STAT_GEN_STAT8 0x000068a8 5123157642Sps#define BCE_HC_STAT_GEN_STAT9 0x000068ac 5124157642Sps#define BCE_HC_STAT_GEN_STAT10 0x000068b0 5125157642Sps#define BCE_HC_STAT_GEN_STAT11 0x000068b4 5126157642Sps#define BCE_HC_STAT_GEN_STAT12 0x000068b8 5127157642Sps#define BCE_HC_STAT_GEN_STAT13 0x000068bc 5128157642Sps#define BCE_HC_STAT_GEN_STAT14 0x000068c0 5129157642Sps#define BCE_HC_STAT_GEN_STAT15 0x000068c4 5130157642Sps#define BCE_HC_STAT_GEN_STAT_AC0 0x000068c8 5131157642Sps#define BCE_HC_STAT_GEN_STAT_AC1 0x000068cc 5132157642Sps#define BCE_HC_STAT_GEN_STAT_AC2 0x000068d0 5133157642Sps#define BCE_HC_STAT_GEN_STAT_AC3 0x000068d4 5134157642Sps#define BCE_HC_STAT_GEN_STAT_AC4 0x000068d8 5135157642Sps#define BCE_HC_STAT_GEN_STAT_AC5 0x000068dc 5136157642Sps#define BCE_HC_STAT_GEN_STAT_AC6 0x000068e0 5137157642Sps#define BCE_HC_STAT_GEN_STAT_AC7 0x000068e4 5138157642Sps#define BCE_HC_STAT_GEN_STAT_AC8 0x000068e8 5139157642Sps#define BCE_HC_STAT_GEN_STAT_AC9 0x000068ec 5140157642Sps#define BCE_HC_STAT_GEN_STAT_AC10 0x000068f0 5141157642Sps#define BCE_HC_STAT_GEN_STAT_AC11 0x000068f4 5142157642Sps#define BCE_HC_STAT_GEN_STAT_AC12 0x000068f8 5143157642Sps#define BCE_HC_STAT_GEN_STAT_AC13 0x000068fc 5144157642Sps#define BCE_HC_STAT_GEN_STAT_AC14 0x00006900 5145157642Sps#define BCE_HC_STAT_GEN_STAT_AC15 0x00006904 5146179771Sdavidch#define BCE_HC_STAT_GEN_STAT_AC 0x000068c8 5147157642Sps#define BCE_HC_VIS 0x00006908 5148157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE (0xfL<<0) 5149157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_IDLE (0L<<0) 5150157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_START (1L<<0) 5151157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_REQUEST (2L<<0) 5152157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_UPDATE64 (3L<<0) 5153157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_UPDATE32 (4L<<0) 5154157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_UPDATE_DONE (5L<<0) 5155157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_DMA (6L<<0) 5156157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_MSI_CONTROL (7L<<0) 5157157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_MSI_LOW (8L<<0) 5158157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_MSI_HIGH (9L<<0) 5159157642Sps#define BCE_HC_VIS_STAT_BUILD_STATE_MSI_DATA (10L<<0) 5160157642Sps#define BCE_HC_VIS_DMA_STAT_STATE (0xfL<<8) 5161157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_IDLE (0L<<8) 5162157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_STATUS_PARAM (1L<<8) 5163157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_STATUS_DMA (2L<<8) 5164157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_WRITE_COMP (3L<<8) 5165157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_COMP (4L<<8) 5166157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_STATISTIC_PARAM (5L<<8) 5167157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_STATISTIC_DMA (6L<<8) 5168157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_WRITE_COMP_1 (7L<<8) 5169157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_WRITE_COMP_2 (8L<<8) 5170157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_WAIT (9L<<8) 5171157642Sps#define BCE_HC_VIS_DMA_STAT_STATE_ABORT (15L<<8) 5172157642Sps#define BCE_HC_VIS_DMA_MSI_STATE (0x7L<<12) 5173157642Sps#define BCE_HC_VIS_STATISTIC_DMA_EN_STATE (0x3L<<15) 5174157642Sps#define BCE_HC_VIS_STATISTIC_DMA_EN_STATE_IDLE (0L<<15) 5175157642Sps#define BCE_HC_VIS_STATISTIC_DMA_EN_STATE_COUNT (1L<<15) 5176157642Sps#define BCE_HC_VIS_STATISTIC_DMA_EN_STATE_START (2L<<15) 5177157642Sps 5178157642Sps#define BCE_HC_VIS_1 0x0000690c 5179157642Sps#define BCE_HC_VIS_1_HW_INTACK_STATE (1L<<4) 5180157642Sps#define BCE_HC_VIS_1_HW_INTACK_STATE_IDLE (0L<<4) 5181157642Sps#define BCE_HC_VIS_1_HW_INTACK_STATE_COUNT (1L<<4) 5182157642Sps#define BCE_HC_VIS_1_SW_INTACK_STATE (1L<<5) 5183157642Sps#define BCE_HC_VIS_1_SW_INTACK_STATE_IDLE (0L<<5) 5184157642Sps#define BCE_HC_VIS_1_SW_INTACK_STATE_COUNT (1L<<5) 5185157642Sps#define BCE_HC_VIS_1_DURING_SW_INTACK_STATE (1L<<6) 5186157642Sps#define BCE_HC_VIS_1_DURING_SW_INTACK_STATE_IDLE (0L<<6) 5187157642Sps#define BCE_HC_VIS_1_DURING_SW_INTACK_STATE_COUNT (1L<<6) 5188157642Sps#define BCE_HC_VIS_1_MAILBOX_COUNT_STATE (1L<<7) 5189157642Sps#define BCE_HC_VIS_1_MAILBOX_COUNT_STATE_IDLE (0L<<7) 5190157642Sps#define BCE_HC_VIS_1_MAILBOX_COUNT_STATE_COUNT (1L<<7) 5191157642Sps#define BCE_HC_VIS_1_RAM_RD_ARB_STATE (0xfL<<17) 5192157642Sps#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_IDLE (0L<<17) 5193157642Sps#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_DMA (1L<<17) 5194157642Sps#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_UPDATE (2L<<17) 5195157642Sps#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_ASSIGN (3L<<17) 5196157642Sps#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_WAIT (4L<<17) 5197157642Sps#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_REG_UPDATE (5L<<17) 5198157642Sps#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_REG_ASSIGN (6L<<17) 5199157642Sps#define BCE_HC_VIS_1_RAM_RD_ARB_STATE_REG_WAIT (7L<<17) 5200157642Sps#define BCE_HC_VIS_1_RAM_WR_ARB_STATE (0x3L<<21) 5201157642Sps#define BCE_HC_VIS_1_RAM_WR_ARB_STATE_NORMAL (0L<<21) 5202157642Sps#define BCE_HC_VIS_1_RAM_WR_ARB_STATE_CLEAR (1L<<21) 5203157642Sps#define BCE_HC_VIS_1_INT_GEN_STATE (1L<<23) 5204157642Sps#define BCE_HC_VIS_1_INT_GEN_STATE_DLE (0L<<23) 5205157642Sps#define BCE_HC_VIS_1_INT_GEN_STATE_NTERRUPT (1L<<23) 5206157642Sps#define BCE_HC_VIS_1_STAT_CHAN_ID (0x7L<<24) 5207157642Sps#define BCE_HC_VIS_1_INT_B (1L<<27) 5208157642Sps 5209157642Sps#define BCE_HC_DEBUG_VECT_PEEK 0x00006910 5210157642Sps#define BCE_HC_DEBUG_VECT_PEEK_1_VALUE (0x7ffL<<0) 5211157642Sps#define BCE_HC_DEBUG_VECT_PEEK_1_PEEK_EN (1L<<11) 5212157642Sps#define BCE_HC_DEBUG_VECT_PEEK_1_SEL (0xfL<<12) 5213157642Sps#define BCE_HC_DEBUG_VECT_PEEK_2_VALUE (0x7ffL<<16) 5214157642Sps#define BCE_HC_DEBUG_VECT_PEEK_2_PEEK_EN (1L<<27) 5215157642Sps#define BCE_HC_DEBUG_VECT_PEEK_2_SEL (0xfL<<28) 5216157642Sps 5217179771Sdavidch#define BCE_HC_COALESCE_NOW 0x00006914 5218179771Sdavidch#define BCE_HC_COALESCE_NOW_COAL_NOW (0x1ffL<<1) 5219179771Sdavidch#define BCE_HC_COALESCE_NOW_COAL_NOW_WO_INT (0x1ffL<<11) 5220179771Sdavidch#define BCE_HC_COALESCE_NOW_COAL_ON_NXT_EVENT (0x1ffL<<21) 5221157642Sps 5222179771Sdavidch#define BCE_HC_MSIX_BIT_VECTOR 0x00006918 5223179771Sdavidch#define BCE_HC_MSIX_BIT_VECTOR_VAL (0x1ffL<<0) 5224157642Sps 5225179771Sdavidch#define BCE_HC_SB_CONFIG_1 0x00006a00 5226179771Sdavidch#define BCE_HC_SB_CONFIG_1_RX_TMR_MODE (1L<<1) 5227179771Sdavidch#define BCE_HC_SB_CONFIG_1_TX_TMR_MODE (1L<<2) 5228179771Sdavidch#define BCE_HC_SB_CONFIG_1_COM_TMR_MODE (1L<<3) 5229179771Sdavidch#define BCE_HC_SB_CONFIG_1_CMD_TMR_MODE (1L<<4) 5230179771Sdavidch#define BCE_HC_SB_CONFIG_1_PER_MODE (1L<<16) 5231179771Sdavidch#define BCE_HC_SB_CONFIG_1_ONE_SHOT (1L<<17) 5232179771Sdavidch#define BCE_HC_SB_CONFIG_1_USE_INT_PARAM (1L<<18) 5233179771Sdavidch#define BCE_HC_SB_CONFIG_1_PER_COLLECT_LIMIT (0xfL<<20) 5234179771Sdavidch 5235179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_1 0x00006a04 5236179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_1_VALUE (0xffL<<0) 5237179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_1_INT (0xffL<<16) 5238179771Sdavidch 5239179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_1 0x00006a08 5240179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_1_VALUE (0xffL<<0) 5241179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_1_INT (0xffL<<16) 5242179771Sdavidch 5243179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_1 0x00006a0c 5244179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_1_VALUE (0xffL<<0) 5245179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_1_INT (0xffL<<16) 5246179771Sdavidch 5247179771Sdavidch#define BCE_HC_RX_TICKS_1 0x00006a10 5248179771Sdavidch#define BCE_HC_RX_TICKS_1_VALUE (0x3ffL<<0) 5249179771Sdavidch#define BCE_HC_RX_TICKS_1_INT (0x3ffL<<16) 5250179771Sdavidch 5251179771Sdavidch#define BCE_HC_TX_TICKS_1 0x00006a14 5252179771Sdavidch#define BCE_HC_TX_TICKS_1_VALUE (0x3ffL<<0) 5253179771Sdavidch#define BCE_HC_TX_TICKS_1_INT (0x3ffL<<16) 5254179771Sdavidch 5255179771Sdavidch#define BCE_HC_COM_TICKS_1 0x00006a18 5256179771Sdavidch#define BCE_HC_COM_TICKS_1_VALUE (0x3ffL<<0) 5257179771Sdavidch#define BCE_HC_COM_TICKS_1_INT (0x3ffL<<16) 5258179771Sdavidch 5259179771Sdavidch#define BCE_HC_CMD_TICKS_1 0x00006a1c 5260179771Sdavidch#define BCE_HC_CMD_TICKS_1_VALUE (0x3ffL<<0) 5261179771Sdavidch#define BCE_HC_CMD_TICKS_1_INT (0x3ffL<<16) 5262179771Sdavidch 5263179771Sdavidch#define BCE_HC_PERIODIC_TICKS_1 0x00006a20 5264179771Sdavidch#define BCE_HC_PERIODIC_TICKS_1_HC_PERIODIC_TICKS (0xffffL<<0) 5265179771Sdavidch#define BCE_HC_PERIODIC_TICKS_1_HC_INT_PERIODIC_TICKS (0xffffL<<16) 5266179771Sdavidch 5267179771Sdavidch#define BCE_HC_SB_CONFIG_2 0x00006a24 5268179771Sdavidch#define BCE_HC_SB_CONFIG_2_RX_TMR_MODE (1L<<1) 5269179771Sdavidch#define BCE_HC_SB_CONFIG_2_TX_TMR_MODE (1L<<2) 5270179771Sdavidch#define BCE_HC_SB_CONFIG_2_COM_TMR_MODE (1L<<3) 5271179771Sdavidch#define BCE_HC_SB_CONFIG_2_CMD_TMR_MODE (1L<<4) 5272179771Sdavidch#define BCE_HC_SB_CONFIG_2_PER_MODE (1L<<16) 5273179771Sdavidch#define BCE_HC_SB_CONFIG_2_ONE_SHOT (1L<<17) 5274179771Sdavidch#define BCE_HC_SB_CONFIG_2_USE_INT_PARAM (1L<<18) 5275179771Sdavidch#define BCE_HC_SB_CONFIG_2_PER_COLLECT_LIMIT (0xfL<<20) 5276179771Sdavidch 5277179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_2 0x00006a28 5278179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_2_VALUE (0xffL<<0) 5279179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_2_INT (0xffL<<16) 5280179771Sdavidch 5281179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_2 0x00006a2c 5282179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_2_VALUE (0xffL<<0) 5283179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_2_INT (0xffL<<16) 5284179771Sdavidch 5285179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_2 0x00006a30 5286179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_2_VALUE (0xffL<<0) 5287179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_2_INT (0xffL<<16) 5288179771Sdavidch 5289179771Sdavidch#define BCE_HC_RX_TICKS_2 0x00006a34 5290179771Sdavidch#define BCE_HC_RX_TICKS_2_VALUE (0x3ffL<<0) 5291179771Sdavidch#define BCE_HC_RX_TICKS_2_INT (0x3ffL<<16) 5292179771Sdavidch 5293179771Sdavidch#define BCE_HC_TX_TICKS_2 0x00006a38 5294179771Sdavidch#define BCE_HC_TX_TICKS_2_VALUE (0x3ffL<<0) 5295179771Sdavidch#define BCE_HC_TX_TICKS_2_INT (0x3ffL<<16) 5296179771Sdavidch 5297179771Sdavidch#define BCE_HC_COM_TICKS_2 0x00006a3c 5298179771Sdavidch#define BCE_HC_COM_TICKS_2_VALUE (0x3ffL<<0) 5299179771Sdavidch#define BCE_HC_COM_TICKS_2_INT (0x3ffL<<16) 5300179771Sdavidch 5301179771Sdavidch#define BCE_HC_CMD_TICKS_2 0x00006a40 5302179771Sdavidch#define BCE_HC_CMD_TICKS_2_VALUE (0x3ffL<<0) 5303179771Sdavidch#define BCE_HC_CMD_TICKS_2_INT (0x3ffL<<16) 5304179771Sdavidch 5305179771Sdavidch#define BCE_HC_PERIODIC_TICKS_2 0x00006a44 5306179771Sdavidch#define BCE_HC_PERIODIC_TICKS_2_HC_PERIODIC_TICKS (0xffffL<<0) 5307179771Sdavidch#define BCE_HC_PERIODIC_TICKS_2_HC_INT_PERIODIC_TICKS (0xffffL<<16) 5308179771Sdavidch 5309179771Sdavidch#define BCE_HC_SB_CONFIG_3 0x00006a48 5310179771Sdavidch#define BCE_HC_SB_CONFIG_3_RX_TMR_MODE (1L<<1) 5311179771Sdavidch#define BCE_HC_SB_CONFIG_3_TX_TMR_MODE (1L<<2) 5312179771Sdavidch#define BCE_HC_SB_CONFIG_3_COM_TMR_MODE (1L<<3) 5313179771Sdavidch#define BCE_HC_SB_CONFIG_3_CMD_TMR_MODE (1L<<4) 5314179771Sdavidch#define BCE_HC_SB_CONFIG_3_PER_MODE (1L<<16) 5315179771Sdavidch#define BCE_HC_SB_CONFIG_3_ONE_SHOT (1L<<17) 5316179771Sdavidch#define BCE_HC_SB_CONFIG_3_USE_INT_PARAM (1L<<18) 5317179771Sdavidch#define BCE_HC_SB_CONFIG_3_PER_COLLECT_LIMIT (0xfL<<20) 5318179771Sdavidch 5319179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_3 0x00006a4c 5320179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_3_VALUE (0xffL<<0) 5321179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_3_INT (0xffL<<16) 5322179771Sdavidch 5323179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_3 0x00006a50 5324179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_3_VALUE (0xffL<<0) 5325179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_3_INT (0xffL<<16) 5326179771Sdavidch 5327179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_3 0x00006a54 5328179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_3_VALUE (0xffL<<0) 5329179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_3_INT (0xffL<<16) 5330179771Sdavidch 5331179771Sdavidch#define BCE_HC_RX_TICKS_3 0x00006a58 5332179771Sdavidch#define BCE_HC_RX_TICKS_3_VALUE (0x3ffL<<0) 5333179771Sdavidch#define BCE_HC_RX_TICKS_3_INT (0x3ffL<<16) 5334179771Sdavidch 5335179771Sdavidch#define BCE_HC_TX_TICKS_3 0x00006a5c 5336179771Sdavidch#define BCE_HC_TX_TICKS_3_VALUE (0x3ffL<<0) 5337179771Sdavidch#define BCE_HC_TX_TICKS_3_INT (0x3ffL<<16) 5338179771Sdavidch 5339179771Sdavidch#define BCE_HC_COM_TICKS_3 0x00006a60 5340179771Sdavidch#define BCE_HC_COM_TICKS_3_VALUE (0x3ffL<<0) 5341179771Sdavidch#define BCE_HC_COM_TICKS_3_INT (0x3ffL<<16) 5342179771Sdavidch 5343179771Sdavidch#define BCE_HC_CMD_TICKS_3 0x00006a64 5344179771Sdavidch#define BCE_HC_CMD_TICKS_3_VALUE (0x3ffL<<0) 5345179771Sdavidch#define BCE_HC_CMD_TICKS_3_INT (0x3ffL<<16) 5346179771Sdavidch 5347179771Sdavidch#define BCE_HC_PERIODIC_TICKS_3 0x00006a68 5348179771Sdavidch#define BCE_HC_PERIODIC_TICKS_3_HC_PERIODIC_TICKS (0xffffL<<0) 5349179771Sdavidch#define BCE_HC_PERIODIC_TICKS_3_HC_INT_PERIODIC_TICKS (0xffffL<<16) 5350179771Sdavidch 5351179771Sdavidch#define BCE_HC_SB_CONFIG_4 0x00006a6c 5352179771Sdavidch#define BCE_HC_SB_CONFIG_4_RX_TMR_MODE (1L<<1) 5353179771Sdavidch#define BCE_HC_SB_CONFIG_4_TX_TMR_MODE (1L<<2) 5354179771Sdavidch#define BCE_HC_SB_CONFIG_4_COM_TMR_MODE (1L<<3) 5355179771Sdavidch#define BCE_HC_SB_CONFIG_4_CMD_TMR_MODE (1L<<4) 5356179771Sdavidch#define BCE_HC_SB_CONFIG_4_PER_MODE (1L<<16) 5357179771Sdavidch#define BCE_HC_SB_CONFIG_4_ONE_SHOT (1L<<17) 5358179771Sdavidch#define BCE_HC_SB_CONFIG_4_USE_INT_PARAM (1L<<18) 5359179771Sdavidch#define BCE_HC_SB_CONFIG_4_PER_COLLECT_LIMIT (0xfL<<20) 5360179771Sdavidch 5361179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_4 0x00006a70 5362179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_4_VALUE (0xffL<<0) 5363179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_4_INT (0xffL<<16) 5364179771Sdavidch 5365179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_4 0x00006a74 5366179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_4_VALUE (0xffL<<0) 5367179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_4_INT (0xffL<<16) 5368179771Sdavidch 5369179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_4 0x00006a78 5370179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_4_VALUE (0xffL<<0) 5371179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_4_INT (0xffL<<16) 5372179771Sdavidch 5373179771Sdavidch#define BCE_HC_RX_TICKS_4 0x00006a7c 5374179771Sdavidch#define BCE_HC_RX_TICKS_4_VALUE (0x3ffL<<0) 5375179771Sdavidch#define BCE_HC_RX_TICKS_4_INT (0x3ffL<<16) 5376179771Sdavidch 5377179771Sdavidch#define BCE_HC_TX_TICKS_4 0x00006a80 5378179771Sdavidch#define BCE_HC_TX_TICKS_4_VALUE (0x3ffL<<0) 5379179771Sdavidch#define BCE_HC_TX_TICKS_4_INT (0x3ffL<<16) 5380179771Sdavidch 5381179771Sdavidch#define BCE_HC_COM_TICKS_4 0x00006a84 5382179771Sdavidch#define BCE_HC_COM_TICKS_4_VALUE (0x3ffL<<0) 5383179771Sdavidch#define BCE_HC_COM_TICKS_4_INT (0x3ffL<<16) 5384179771Sdavidch 5385179771Sdavidch#define BCE_HC_CMD_TICKS_4 0x00006a88 5386179771Sdavidch#define BCE_HC_CMD_TICKS_4_VALUE (0x3ffL<<0) 5387179771Sdavidch#define BCE_HC_CMD_TICKS_4_INT (0x3ffL<<16) 5388179771Sdavidch 5389179771Sdavidch#define BCE_HC_PERIODIC_TICKS_4 0x00006a8c 5390179771Sdavidch#define BCE_HC_PERIODIC_TICKS_4_HC_PERIODIC_TICKS (0xffffL<<0) 5391179771Sdavidch#define BCE_HC_PERIODIC_TICKS_4_HC_INT_PERIODIC_TICKS (0xffffL<<16) 5392179771Sdavidch 5393179771Sdavidch#define BCE_HC_SB_CONFIG_5 0x00006a90 5394179771Sdavidch#define BCE_HC_SB_CONFIG_5_RX_TMR_MODE (1L<<1) 5395179771Sdavidch#define BCE_HC_SB_CONFIG_5_TX_TMR_MODE (1L<<2) 5396179771Sdavidch#define BCE_HC_SB_CONFIG_5_COM_TMR_MODE (1L<<3) 5397179771Sdavidch#define BCE_HC_SB_CONFIG_5_CMD_TMR_MODE (1L<<4) 5398179771Sdavidch#define BCE_HC_SB_CONFIG_5_PER_MODE (1L<<16) 5399179771Sdavidch#define BCE_HC_SB_CONFIG_5_ONE_SHOT (1L<<17) 5400179771Sdavidch#define BCE_HC_SB_CONFIG_5_USE_INT_PARAM (1L<<18) 5401179771Sdavidch#define BCE_HC_SB_CONFIG_5_PER_COLLECT_LIMIT (0xfL<<20) 5402179771Sdavidch 5403179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_5 0x00006a94 5404179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_5_VALUE (0xffL<<0) 5405179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_5_INT (0xffL<<16) 5406179771Sdavidch 5407179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_5 0x00006a98 5408179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_5_VALUE (0xffL<<0) 5409179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_5_INT (0xffL<<16) 5410179771Sdavidch 5411179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_5 0x00006a9c 5412179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_5_VALUE (0xffL<<0) 5413179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_5_INT (0xffL<<16) 5414179771Sdavidch 5415179771Sdavidch#define BCE_HC_RX_TICKS_5 0x00006aa0 5416179771Sdavidch#define BCE_HC_RX_TICKS_5_VALUE (0x3ffL<<0) 5417179771Sdavidch#define BCE_HC_RX_TICKS_5_INT (0x3ffL<<16) 5418179771Sdavidch 5419179771Sdavidch#define BCE_HC_TX_TICKS_5 0x00006aa4 5420179771Sdavidch#define BCE_HC_TX_TICKS_5_VALUE (0x3ffL<<0) 5421179771Sdavidch#define BCE_HC_TX_TICKS_5_INT (0x3ffL<<16) 5422179771Sdavidch 5423179771Sdavidch#define BCE_HC_COM_TICKS_5 0x00006aa8 5424179771Sdavidch#define BCE_HC_COM_TICKS_5_VALUE (0x3ffL<<0) 5425179771Sdavidch#define BCE_HC_COM_TICKS_5_INT (0x3ffL<<16) 5426179771Sdavidch 5427179771Sdavidch#define BCE_HC_CMD_TICKS_5 0x00006aac 5428179771Sdavidch#define BCE_HC_CMD_TICKS_5_VALUE (0x3ffL<<0) 5429179771Sdavidch#define BCE_HC_CMD_TICKS_5_INT (0x3ffL<<16) 5430179771Sdavidch 5431179771Sdavidch#define BCE_HC_PERIODIC_TICKS_5 0x00006ab0 5432179771Sdavidch#define BCE_HC_PERIODIC_TICKS_5_HC_PERIODIC_TICKS (0xffffL<<0) 5433179771Sdavidch#define BCE_HC_PERIODIC_TICKS_5_HC_INT_PERIODIC_TICKS (0xffffL<<16) 5434179771Sdavidch 5435179771Sdavidch#define BCE_HC_SB_CONFIG_6 0x00006ab4 5436179771Sdavidch#define BCE_HC_SB_CONFIG_6_RX_TMR_MODE (1L<<1) 5437179771Sdavidch#define BCE_HC_SB_CONFIG_6_TX_TMR_MODE (1L<<2) 5438179771Sdavidch#define BCE_HC_SB_CONFIG_6_COM_TMR_MODE (1L<<3) 5439179771Sdavidch#define BCE_HC_SB_CONFIG_6_CMD_TMR_MODE (1L<<4) 5440179771Sdavidch#define BCE_HC_SB_CONFIG_6_PER_MODE (1L<<16) 5441179771Sdavidch#define BCE_HC_SB_CONFIG_6_ONE_SHOT (1L<<17) 5442179771Sdavidch#define BCE_HC_SB_CONFIG_6_USE_INT_PARAM (1L<<18) 5443179771Sdavidch#define BCE_HC_SB_CONFIG_6_PER_COLLECT_LIMIT (0xfL<<20) 5444179771Sdavidch 5445179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_6 0x00006ab8 5446179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_6_VALUE (0xffL<<0) 5447179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_6_INT (0xffL<<16) 5448179771Sdavidch 5449179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_6 0x00006abc 5450179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_6_VALUE (0xffL<<0) 5451179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_6_INT (0xffL<<16) 5452179771Sdavidch 5453179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_6 0x00006ac0 5454179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_6_VALUE (0xffL<<0) 5455179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_6_INT (0xffL<<16) 5456179771Sdavidch 5457179771Sdavidch#define BCE_HC_RX_TICKS_6 0x00006ac4 5458179771Sdavidch#define BCE_HC_RX_TICKS_6_VALUE (0x3ffL<<0) 5459179771Sdavidch#define BCE_HC_RX_TICKS_6_INT (0x3ffL<<16) 5460179771Sdavidch 5461179771Sdavidch#define BCE_HC_TX_TICKS_6 0x00006ac8 5462179771Sdavidch#define BCE_HC_TX_TICKS_6_VALUE (0x3ffL<<0) 5463179771Sdavidch#define BCE_HC_TX_TICKS_6_INT (0x3ffL<<16) 5464179771Sdavidch 5465179771Sdavidch#define BCE_HC_COM_TICKS_6 0x00006acc 5466179771Sdavidch#define BCE_HC_COM_TICKS_6_VALUE (0x3ffL<<0) 5467179771Sdavidch#define BCE_HC_COM_TICKS_6_INT (0x3ffL<<16) 5468179771Sdavidch 5469179771Sdavidch#define BCE_HC_CMD_TICKS_6 0x00006ad0 5470179771Sdavidch#define BCE_HC_CMD_TICKS_6_VALUE (0x3ffL<<0) 5471179771Sdavidch#define BCE_HC_CMD_TICKS_6_INT (0x3ffL<<16) 5472179771Sdavidch 5473179771Sdavidch#define BCE_HC_PERIODIC_TICKS_6 0x00006ad4 5474179771Sdavidch#define BCE_HC_PERIODIC_TICKS_6_HC_PERIODIC_TICKS (0xffffL<<0) 5475179771Sdavidch#define BCE_HC_PERIODIC_TICKS_6_HC_INT_PERIODIC_TICKS (0xffffL<<16) 5476179771Sdavidch 5477179771Sdavidch#define BCE_HC_SB_CONFIG_7 0x00006ad8 5478179771Sdavidch#define BCE_HC_SB_CONFIG_7_RX_TMR_MODE (1L<<1) 5479179771Sdavidch#define BCE_HC_SB_CONFIG_7_TX_TMR_MODE (1L<<2) 5480179771Sdavidch#define BCE_HC_SB_CONFIG_7_COM_TMR_MODE (1L<<3) 5481179771Sdavidch#define BCE_HC_SB_CONFIG_7_CMD_TMR_MODE (1L<<4) 5482179771Sdavidch#define BCE_HC_SB_CONFIG_7_PER_MODE (1L<<16) 5483179771Sdavidch#define BCE_HC_SB_CONFIG_7_ONE_SHOT (1L<<17) 5484179771Sdavidch#define BCE_HC_SB_CONFIG_7_USE_INT_PARAM (1L<<18) 5485179771Sdavidch#define BCE_HC_SB_CONFIG_7_PER_COLLECT_LIMIT (0xfL<<20) 5486179771Sdavidch 5487179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_7 0x00006adc 5488179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_7_VALUE (0xffL<<0) 5489179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_7_INT (0xffL<<16) 5490179771Sdavidch 5491179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_7 0x00006ae0 5492179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_7_VALUE (0xffL<<0) 5493179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_7_INT (0xffL<<16) 5494179771Sdavidch 5495179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_7 0x00006ae4 5496179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_7_VALUE (0xffL<<0) 5497179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_7_INT (0xffL<<16) 5498179771Sdavidch 5499179771Sdavidch#define BCE_HC_RX_TICKS_7 0x00006ae8 5500179771Sdavidch#define BCE_HC_RX_TICKS_7_VALUE (0x3ffL<<0) 5501179771Sdavidch#define BCE_HC_RX_TICKS_7_INT (0x3ffL<<16) 5502179771Sdavidch 5503179771Sdavidch#define BCE_HC_TX_TICKS_7 0x00006aec 5504179771Sdavidch#define BCE_HC_TX_TICKS_7_VALUE (0x3ffL<<0) 5505179771Sdavidch#define BCE_HC_TX_TICKS_7_INT (0x3ffL<<16) 5506179771Sdavidch 5507179771Sdavidch#define BCE_HC_COM_TICKS_7 0x00006af0 5508179771Sdavidch#define BCE_HC_COM_TICKS_7_VALUE (0x3ffL<<0) 5509179771Sdavidch#define BCE_HC_COM_TICKS_7_INT (0x3ffL<<16) 5510179771Sdavidch 5511179771Sdavidch#define BCE_HC_CMD_TICKS_7 0x00006af4 5512179771Sdavidch#define BCE_HC_CMD_TICKS_7_VALUE (0x3ffL<<0) 5513179771Sdavidch#define BCE_HC_CMD_TICKS_7_INT (0x3ffL<<16) 5514179771Sdavidch 5515179771Sdavidch#define BCE_HC_PERIODIC_TICKS_7 0x00006af8 5516179771Sdavidch#define BCE_HC_PERIODIC_TICKS_7_HC_PERIODIC_TICKS (0xffffL<<0) 5517179771Sdavidch#define BCE_HC_PERIODIC_TICKS_7_HC_INT_PERIODIC_TICKS (0xffffL<<16) 5518179771Sdavidch 5519179771Sdavidch#define BCE_HC_SB_CONFIG_8 0x00006afc 5520179771Sdavidch#define BCE_HC_SB_CONFIG_8_RX_TMR_MODE (1L<<1) 5521179771Sdavidch#define BCE_HC_SB_CONFIG_8_TX_TMR_MODE (1L<<2) 5522179771Sdavidch#define BCE_HC_SB_CONFIG_8_COM_TMR_MODE (1L<<3) 5523179771Sdavidch#define BCE_HC_SB_CONFIG_8_CMD_TMR_MODE (1L<<4) 5524179771Sdavidch#define BCE_HC_SB_CONFIG_8_PER_MODE (1L<<16) 5525179771Sdavidch#define BCE_HC_SB_CONFIG_8_ONE_SHOT (1L<<17) 5526179771Sdavidch#define BCE_HC_SB_CONFIG_8_USE_INT_PARAM (1L<<18) 5527179771Sdavidch#define BCE_HC_SB_CONFIG_8_PER_COLLECT_LIMIT (0xfL<<20) 5528179771Sdavidch 5529179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_8 0x00006b00 5530179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_8_VALUE (0xffL<<0) 5531179771Sdavidch#define BCE_HC_TX_QUICK_CONS_TRIP_8_INT (0xffL<<16) 5532179771Sdavidch 5533179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_8 0x00006b04 5534179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_8_VALUE (0xffL<<0) 5535179771Sdavidch#define BCE_HC_COMP_PROD_TRIP_8_INT (0xffL<<16) 5536179771Sdavidch 5537179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_8 0x00006b08 5538179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_8_VALUE (0xffL<<0) 5539179771Sdavidch#define BCE_HC_RX_QUICK_CONS_TRIP_8_INT (0xffL<<16) 5540179771Sdavidch 5541179771Sdavidch#define BCE_HC_RX_TICKS_8 0x00006b0c 5542179771Sdavidch#define BCE_HC_RX_TICKS_8_VALUE (0x3ffL<<0) 5543179771Sdavidch#define BCE_HC_RX_TICKS_8_INT (0x3ffL<<16) 5544179771Sdavidch 5545179771Sdavidch#define BCE_HC_TX_TICKS_8 0x00006b10 5546179771Sdavidch#define BCE_HC_TX_TICKS_8_VALUE (0x3ffL<<0) 5547179771Sdavidch#define BCE_HC_TX_TICKS_8_INT (0x3ffL<<16) 5548179771Sdavidch 5549179771Sdavidch#define BCE_HC_COM_TICKS_8 0x00006b14 5550179771Sdavidch#define BCE_HC_COM_TICKS_8_VALUE (0x3ffL<<0) 5551179771Sdavidch#define BCE_HC_COM_TICKS_8_INT (0x3ffL<<16) 5552179771Sdavidch 5553179771Sdavidch#define BCE_HC_CMD_TICKS_8 0x00006b18 5554179771Sdavidch#define BCE_HC_CMD_TICKS_8_VALUE (0x3ffL<<0) 5555179771Sdavidch#define BCE_HC_CMD_TICKS_8_INT (0x3ffL<<16) 5556179771Sdavidch 5557179771Sdavidch#define BCE_HC_PERIODIC_TICKS_8 0x00006b1c 5558179771Sdavidch#define BCE_HC_PERIODIC_TICKS_8_HC_PERIODIC_TICKS (0xffffL<<0) 5559179771Sdavidch#define BCE_HC_PERIODIC_TICKS_8_HC_INT_PERIODIC_TICKS (0xffffL<<16) 5560179771Sdavidch 5561179771Sdavidch 5562157642Sps/* 5563157642Sps * txp_reg definition 5564157642Sps * offset: 0x40000 5565157642Sps */ 5566157642Sps#define BCE_TXP_CPU_MODE 0x00045000 5567157642Sps#define BCE_TXP_CPU_MODE_LOCAL_RST (1L<<0) 5568157642Sps#define BCE_TXP_CPU_MODE_STEP_ENA (1L<<1) 5569157642Sps#define BCE_TXP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2) 5570157642Sps#define BCE_TXP_CPU_MODE_PAGE_0_INST_ENA (1L<<3) 5571157642Sps#define BCE_TXP_CPU_MODE_MSG_BIT1 (1L<<6) 5572157642Sps#define BCE_TXP_CPU_MODE_INTERRUPT_ENA (1L<<7) 5573157642Sps#define BCE_TXP_CPU_MODE_SOFT_HALT (1L<<10) 5574157642Sps#define BCE_TXP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11) 5575157642Sps#define BCE_TXP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12) 5576157642Sps#define BCE_TXP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13) 5577157642Sps#define BCE_TXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15) 5578157642Sps 5579157642Sps#define BCE_TXP_CPU_STATE 0x00045004 5580157642Sps#define BCE_TXP_CPU_STATE_BREAKPOINT (1L<<0) 5581157642Sps#define BCE_TXP_CPU_STATE_BAD_INST_HALTED (1L<<2) 5582157642Sps#define BCE_TXP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3) 5583157642Sps#define BCE_TXP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4) 5584157642Sps#define BCE_TXP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5) 5585157642Sps#define BCE_TXP_CPU_STATE_BAD_pc_HALTED (1L<<6) 5586157642Sps#define BCE_TXP_CPU_STATE_ALIGN_HALTED (1L<<7) 5587157642Sps#define BCE_TXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8) 5588157642Sps#define BCE_TXP_CPU_STATE_SOFT_HALTED (1L<<10) 5589157642Sps#define BCE_TXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11) 5590157642Sps#define BCE_TXP_CPU_STATE_INTERRRUPT (1L<<12) 5591157642Sps#define BCE_TXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14) 5592157642Sps#define BCE_TXP_CPU_STATE_INST_FETCH_STALL (1L<<15) 5593157642Sps#define BCE_TXP_CPU_STATE_BLOCKED_READ (1L<<31) 5594157642Sps 5595157642Sps#define BCE_TXP_CPU_EVENT_MASK 0x00045008 5596157642Sps#define BCE_TXP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0) 5597157642Sps#define BCE_TXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2) 5598157642Sps#define BCE_TXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3) 5599157642Sps#define BCE_TXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4) 5600157642Sps#define BCE_TXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5) 5601157642Sps#define BCE_TXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6) 5602157642Sps#define BCE_TXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7) 5603157642Sps#define BCE_TXP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8) 5604157642Sps#define BCE_TXP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10) 5605157642Sps#define BCE_TXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11) 5606157642Sps#define BCE_TXP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12) 5607157642Sps 5608157642Sps#define BCE_TXP_CPU_PROGRAM_COUNTER 0x0004501c 5609157642Sps#define BCE_TXP_CPU_INSTRUCTION 0x00045020 5610157642Sps#define BCE_TXP_CPU_DATA_ACCESS 0x00045024 5611157642Sps#define BCE_TXP_CPU_INTERRUPT_ENABLE 0x00045028 5612157642Sps#define BCE_TXP_CPU_INTERRUPT_VECTOR 0x0004502c 5613157642Sps#define BCE_TXP_CPU_INTERRUPT_SAVED_PC 0x00045030 5614157642Sps#define BCE_TXP_CPU_HW_BREAKPOINT 0x00045034 5615157642Sps#define BCE_TXP_CPU_HW_BREAKPOINT_DISABLE (1L<<0) 5616157642Sps#define BCE_TXP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2) 5617157642Sps 5618157642Sps#define BCE_TXP_CPU_REG_FILE 0x00045200 5619157642Sps#define BCE_TXP_FTQ_DATA 0x000453c0 5620157642Sps#define BCE_TXP_FTQ_CMD 0x000453f8 5621157642Sps#define BCE_TXP_FTQ_CMD_OFFSET (0x3ffL<<0) 5622157642Sps#define BCE_TXP_FTQ_CMD_WR_TOP (1L<<10) 5623157642Sps#define BCE_TXP_FTQ_CMD_WR_TOP_0 (0L<<10) 5624157642Sps#define BCE_TXP_FTQ_CMD_WR_TOP_1 (1L<<10) 5625157642Sps#define BCE_TXP_FTQ_CMD_SFT_RESET (1L<<25) 5626157642Sps#define BCE_TXP_FTQ_CMD_RD_DATA (1L<<26) 5627157642Sps#define BCE_TXP_FTQ_CMD_ADD_INTERVEN (1L<<27) 5628157642Sps#define BCE_TXP_FTQ_CMD_ADD_DATA (1L<<28) 5629157642Sps#define BCE_TXP_FTQ_CMD_INTERVENE_CLR (1L<<29) 5630157642Sps#define BCE_TXP_FTQ_CMD_POP (1L<<30) 5631157642Sps#define BCE_TXP_FTQ_CMD_BUSY (1L<<31) 5632157642Sps 5633157642Sps#define BCE_TXP_FTQ_CTL 0x000453fc 5634157642Sps#define BCE_TXP_FTQ_CTL_INTERVENE (1L<<0) 5635157642Sps#define BCE_TXP_FTQ_CTL_OVERFLOW (1L<<1) 5636157642Sps#define BCE_TXP_FTQ_CTL_FORCE_INTERVENE (1L<<2) 5637157642Sps#define BCE_TXP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 5638157642Sps#define BCE_TXP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 5639157642Sps 5640157642Sps#define BCE_TXP_SCRATCH 0x00060000 5641157642Sps 5642157642Sps 5643157642Sps/* 5644157642Sps * tpat_reg definition 5645157642Sps * offset: 0x80000 5646157642Sps */ 5647157642Sps#define BCE_TPAT_CPU_MODE 0x00085000 5648157642Sps#define BCE_TPAT_CPU_MODE_LOCAL_RST (1L<<0) 5649157642Sps#define BCE_TPAT_CPU_MODE_STEP_ENA (1L<<1) 5650157642Sps#define BCE_TPAT_CPU_MODE_PAGE_0_DATA_ENA (1L<<2) 5651157642Sps#define BCE_TPAT_CPU_MODE_PAGE_0_INST_ENA (1L<<3) 5652157642Sps#define BCE_TPAT_CPU_MODE_MSG_BIT1 (1L<<6) 5653157642Sps#define BCE_TPAT_CPU_MODE_INTERRUPT_ENA (1L<<7) 5654157642Sps#define BCE_TPAT_CPU_MODE_SOFT_HALT (1L<<10) 5655157642Sps#define BCE_TPAT_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11) 5656157642Sps#define BCE_TPAT_CPU_MODE_BAD_INST_HALT_ENA (1L<<12) 5657157642Sps#define BCE_TPAT_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13) 5658157642Sps#define BCE_TPAT_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15) 5659157642Sps 5660157642Sps#define BCE_TPAT_CPU_STATE 0x00085004 5661157642Sps#define BCE_TPAT_CPU_STATE_BREAKPOINT (1L<<0) 5662157642Sps#define BCE_TPAT_CPU_STATE_BAD_INST_HALTED (1L<<2) 5663157642Sps#define BCE_TPAT_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3) 5664157642Sps#define BCE_TPAT_CPU_STATE_PAGE_0_INST_HALTED (1L<<4) 5665157642Sps#define BCE_TPAT_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5) 5666157642Sps#define BCE_TPAT_CPU_STATE_BAD_pc_HALTED (1L<<6) 5667157642Sps#define BCE_TPAT_CPU_STATE_ALIGN_HALTED (1L<<7) 5668157642Sps#define BCE_TPAT_CPU_STATE_FIO_ABORT_HALTED (1L<<8) 5669157642Sps#define BCE_TPAT_CPU_STATE_SOFT_HALTED (1L<<10) 5670157642Sps#define BCE_TPAT_CPU_STATE_SPAD_UNDERFLOW (1L<<11) 5671157642Sps#define BCE_TPAT_CPU_STATE_INTERRRUPT (1L<<12) 5672157642Sps#define BCE_TPAT_CPU_STATE_DATA_ACCESS_STALL (1L<<14) 5673157642Sps#define BCE_TPAT_CPU_STATE_INST_FETCH_STALL (1L<<15) 5674157642Sps#define BCE_TPAT_CPU_STATE_BLOCKED_READ (1L<<31) 5675157642Sps 5676157642Sps#define BCE_TPAT_CPU_EVENT_MASK 0x00085008 5677157642Sps#define BCE_TPAT_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0) 5678157642Sps#define BCE_TPAT_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2) 5679157642Sps#define BCE_TPAT_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3) 5680157642Sps#define BCE_TPAT_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4) 5681157642Sps#define BCE_TPAT_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5) 5682157642Sps#define BCE_TPAT_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6) 5683157642Sps#define BCE_TPAT_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7) 5684157642Sps#define BCE_TPAT_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8) 5685157642Sps#define BCE_TPAT_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10) 5686157642Sps#define BCE_TPAT_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11) 5687157642Sps#define BCE_TPAT_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12) 5688157642Sps 5689157642Sps#define BCE_TPAT_CPU_PROGRAM_COUNTER 0x0008501c 5690157642Sps#define BCE_TPAT_CPU_INSTRUCTION 0x00085020 5691157642Sps#define BCE_TPAT_CPU_DATA_ACCESS 0x00085024 5692157642Sps#define BCE_TPAT_CPU_INTERRUPT_ENABLE 0x00085028 5693157642Sps#define BCE_TPAT_CPU_INTERRUPT_VECTOR 0x0008502c 5694157642Sps#define BCE_TPAT_CPU_INTERRUPT_SAVED_PC 0x00085030 5695157642Sps#define BCE_TPAT_CPU_HW_BREAKPOINT 0x00085034 5696157642Sps#define BCE_TPAT_CPU_HW_BREAKPOINT_DISABLE (1L<<0) 5697157642Sps#define BCE_TPAT_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2) 5698157642Sps#define BCE_TPAT_CPU_REG_FILE 0x00085200 5699157642Sps#define BCE_TPAT_FTQ_DATA 0x000853c0 5700157642Sps#define BCE_TPAT_FTQ_CMD 0x000853f8 5701157642Sps#define BCE_TPAT_FTQ_CMD_OFFSET (0x3ffL<<0) 5702157642Sps#define BCE_TPAT_FTQ_CMD_WR_TOP (1L<<10) 5703157642Sps#define BCE_TPAT_FTQ_CMD_WR_TOP_0 (0L<<10) 5704157642Sps#define BCE_TPAT_FTQ_CMD_WR_TOP_1 (1L<<10) 5705157642Sps#define BCE_TPAT_FTQ_CMD_SFT_RESET (1L<<25) 5706157642Sps#define BCE_TPAT_FTQ_CMD_RD_DATA (1L<<26) 5707157642Sps#define BCE_TPAT_FTQ_CMD_ADD_INTERVEN (1L<<27) 5708157642Sps#define BCE_TPAT_FTQ_CMD_ADD_DATA (1L<<28) 5709157642Sps#define BCE_TPAT_FTQ_CMD_INTERVENE_CLR (1L<<29) 5710157642Sps#define BCE_TPAT_FTQ_CMD_POP (1L<<30) 5711157642Sps#define BCE_TPAT_FTQ_CMD_BUSY (1L<<31) 5712157642Sps 5713157642Sps#define BCE_TPAT_FTQ_CTL 0x000853fc 5714157642Sps#define BCE_TPAT_FTQ_CTL_INTERVENE (1L<<0) 5715157642Sps#define BCE_TPAT_FTQ_CTL_OVERFLOW (1L<<1) 5716157642Sps#define BCE_TPAT_FTQ_CTL_FORCE_INTERVENE (1L<<2) 5717157642Sps#define BCE_TPAT_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 5718157642Sps#define BCE_TPAT_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 5719157642Sps 5720157642Sps#define BCE_TPAT_SCRATCH 0x000a0000 5721157642Sps 5722157642Sps 5723157642Sps/* 5724157642Sps * rxp_reg definition 5725157642Sps * offset: 0xc0000 5726157642Sps */ 5727157642Sps#define BCE_RXP_CPU_MODE 0x000c5000 5728157642Sps#define BCE_RXP_CPU_MODE_LOCAL_RST (1L<<0) 5729157642Sps#define BCE_RXP_CPU_MODE_STEP_ENA (1L<<1) 5730157642Sps#define BCE_RXP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2) 5731157642Sps#define BCE_RXP_CPU_MODE_PAGE_0_INST_ENA (1L<<3) 5732157642Sps#define BCE_RXP_CPU_MODE_MSG_BIT1 (1L<<6) 5733157642Sps#define BCE_RXP_CPU_MODE_INTERRUPT_ENA (1L<<7) 5734157642Sps#define BCE_RXP_CPU_MODE_SOFT_HALT (1L<<10) 5735157642Sps#define BCE_RXP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11) 5736157642Sps#define BCE_RXP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12) 5737157642Sps#define BCE_RXP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13) 5738157642Sps#define BCE_RXP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15) 5739157642Sps 5740157642Sps#define BCE_RXP_CPU_STATE 0x000c5004 5741157642Sps#define BCE_RXP_CPU_STATE_BREAKPOINT (1L<<0) 5742157642Sps#define BCE_RXP_CPU_STATE_BAD_INST_HALTED (1L<<2) 5743157642Sps#define BCE_RXP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3) 5744157642Sps#define BCE_RXP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4) 5745157642Sps#define BCE_RXP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5) 5746157642Sps#define BCE_RXP_CPU_STATE_BAD_pc_HALTED (1L<<6) 5747157642Sps#define BCE_RXP_CPU_STATE_ALIGN_HALTED (1L<<7) 5748157642Sps#define BCE_RXP_CPU_STATE_FIO_ABORT_HALTED (1L<<8) 5749157642Sps#define BCE_RXP_CPU_STATE_SOFT_HALTED (1L<<10) 5750157642Sps#define BCE_RXP_CPU_STATE_SPAD_UNDERFLOW (1L<<11) 5751157642Sps#define BCE_RXP_CPU_STATE_INTERRRUPT (1L<<12) 5752157642Sps#define BCE_RXP_CPU_STATE_DATA_ACCESS_STALL (1L<<14) 5753157642Sps#define BCE_RXP_CPU_STATE_INST_FETCH_STALL (1L<<15) 5754157642Sps#define BCE_RXP_CPU_STATE_BLOCKED_READ (1L<<31) 5755157642Sps 5756157642Sps#define BCE_RXP_CPU_EVENT_MASK 0x000c5008 5757157642Sps#define BCE_RXP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0) 5758157642Sps#define BCE_RXP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2) 5759157642Sps#define BCE_RXP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3) 5760157642Sps#define BCE_RXP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4) 5761157642Sps#define BCE_RXP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5) 5762157642Sps#define BCE_RXP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6) 5763157642Sps#define BCE_RXP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7) 5764157642Sps#define BCE_RXP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8) 5765157642Sps#define BCE_RXP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10) 5766157642Sps#define BCE_RXP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11) 5767157642Sps#define BCE_RXP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12) 5768157642Sps 5769157642Sps#define BCE_RXP_CPU_PROGRAM_COUNTER 0x000c501c 5770157642Sps#define BCE_RXP_CPU_INSTRUCTION 0x000c5020 5771157642Sps#define BCE_RXP_CPU_DATA_ACCESS 0x000c5024 5772157642Sps#define BCE_RXP_CPU_INTERRUPT_ENABLE 0x000c5028 5773157642Sps#define BCE_RXP_CPU_INTERRUPT_VECTOR 0x000c502c 5774157642Sps#define BCE_RXP_CPU_INTERRUPT_SAVED_PC 0x000c5030 5775157642Sps#define BCE_RXP_CPU_HW_BREAKPOINT 0x000c5034 5776157642Sps#define BCE_RXP_CPU_HW_BREAKPOINT_DISABLE (1L<<0) 5777157642Sps#define BCE_RXP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2) 5778157642Sps 5779157642Sps#define BCE_RXP_CPU_REG_FILE 0x000c5200 5780157642Sps#define BCE_RXP_CFTQ_DATA 0x000c5380 5781157642Sps#define BCE_RXP_CFTQ_CMD 0x000c53b8 5782157642Sps#define BCE_RXP_CFTQ_CMD_OFFSET (0x3ffL<<0) 5783157642Sps#define BCE_RXP_CFTQ_CMD_WR_TOP (1L<<10) 5784157642Sps#define BCE_RXP_CFTQ_CMD_WR_TOP_0 (0L<<10) 5785157642Sps#define BCE_RXP_CFTQ_CMD_WR_TOP_1 (1L<<10) 5786157642Sps#define BCE_RXP_CFTQ_CMD_SFT_RESET (1L<<25) 5787157642Sps#define BCE_RXP_CFTQ_CMD_RD_DATA (1L<<26) 5788157642Sps#define BCE_RXP_CFTQ_CMD_ADD_INTERVEN (1L<<27) 5789157642Sps#define BCE_RXP_CFTQ_CMD_ADD_DATA (1L<<28) 5790157642Sps#define BCE_RXP_CFTQ_CMD_INTERVENE_CLR (1L<<29) 5791157642Sps#define BCE_RXP_CFTQ_CMD_POP (1L<<30) 5792157642Sps#define BCE_RXP_CFTQ_CMD_BUSY (1L<<31) 5793157642Sps 5794157642Sps#define BCE_RXP_CFTQ_CTL 0x000c53bc 5795157642Sps#define BCE_RXP_CFTQ_CTL_INTERVENE (1L<<0) 5796157642Sps#define BCE_RXP_CFTQ_CTL_OVERFLOW (1L<<1) 5797157642Sps#define BCE_RXP_CFTQ_CTL_FORCE_INTERVENE (1L<<2) 5798157642Sps#define BCE_RXP_CFTQ_CTL_MAX_DEPTH (0x3ffL<<12) 5799157642Sps#define BCE_RXP_CFTQ_CTL_CUR_DEPTH (0x3ffL<<22) 5800157642Sps 5801157642Sps#define BCE_RXP_FTQ_DATA 0x000c53c0 5802157642Sps#define BCE_RXP_FTQ_CMD 0x000c53f8 5803157642Sps#define BCE_RXP_FTQ_CMD_OFFSET (0x3ffL<<0) 5804157642Sps#define BCE_RXP_FTQ_CMD_WR_TOP (1L<<10) 5805157642Sps#define BCE_RXP_FTQ_CMD_WR_TOP_0 (0L<<10) 5806157642Sps#define BCE_RXP_FTQ_CMD_WR_TOP_1 (1L<<10) 5807157642Sps#define BCE_RXP_FTQ_CMD_SFT_RESET (1L<<25) 5808157642Sps#define BCE_RXP_FTQ_CMD_RD_DATA (1L<<26) 5809157642Sps#define BCE_RXP_FTQ_CMD_ADD_INTERVEN (1L<<27) 5810157642Sps#define BCE_RXP_FTQ_CMD_ADD_DATA (1L<<28) 5811157642Sps#define BCE_RXP_FTQ_CMD_INTERVENE_CLR (1L<<29) 5812157642Sps#define BCE_RXP_FTQ_CMD_POP (1L<<30) 5813157642Sps#define BCE_RXP_FTQ_CMD_BUSY (1L<<31) 5814157642Sps 5815157642Sps#define BCE_RXP_FTQ_CTL 0x000c53fc 5816157642Sps#define BCE_RXP_FTQ_CTL_INTERVENE (1L<<0) 5817157642Sps#define BCE_RXP_FTQ_CTL_OVERFLOW (1L<<1) 5818157642Sps#define BCE_RXP_FTQ_CTL_FORCE_INTERVENE (1L<<2) 5819157642Sps#define BCE_RXP_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 5820157642Sps#define BCE_RXP_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 5821157642Sps 5822157642Sps#define BCE_RXP_SCRATCH 0x000e0000 5823157642Sps 5824157642Sps 5825157642Sps/* 5826157642Sps * com_reg definition 5827157642Sps * offset: 0x100000 5828157642Sps */ 5829157642Sps#define BCE_COM_CPU_MODE 0x00105000 5830157642Sps#define BCE_COM_CPU_MODE_LOCAL_RST (1L<<0) 5831157642Sps#define BCE_COM_CPU_MODE_STEP_ENA (1L<<1) 5832157642Sps#define BCE_COM_CPU_MODE_PAGE_0_DATA_ENA (1L<<2) 5833157642Sps#define BCE_COM_CPU_MODE_PAGE_0_INST_ENA (1L<<3) 5834157642Sps#define BCE_COM_CPU_MODE_MSG_BIT1 (1L<<6) 5835157642Sps#define BCE_COM_CPU_MODE_INTERRUPT_ENA (1L<<7) 5836157642Sps#define BCE_COM_CPU_MODE_SOFT_HALT (1L<<10) 5837157642Sps#define BCE_COM_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11) 5838157642Sps#define BCE_COM_CPU_MODE_BAD_INST_HALT_ENA (1L<<12) 5839157642Sps#define BCE_COM_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13) 5840157642Sps#define BCE_COM_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15) 5841157642Sps 5842157642Sps#define BCE_COM_CPU_STATE 0x00105004 5843157642Sps#define BCE_COM_CPU_STATE_BREAKPOINT (1L<<0) 5844157642Sps#define BCE_COM_CPU_STATE_BAD_INST_HALTED (1L<<2) 5845157642Sps#define BCE_COM_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3) 5846157642Sps#define BCE_COM_CPU_STATE_PAGE_0_INST_HALTED (1L<<4) 5847157642Sps#define BCE_COM_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5) 5848157642Sps#define BCE_COM_CPU_STATE_BAD_pc_HALTED (1L<<6) 5849157642Sps#define BCE_COM_CPU_STATE_ALIGN_HALTED (1L<<7) 5850157642Sps#define BCE_COM_CPU_STATE_FIO_ABORT_HALTED (1L<<8) 5851157642Sps#define BCE_COM_CPU_STATE_SOFT_HALTED (1L<<10) 5852157642Sps#define BCE_COM_CPU_STATE_SPAD_UNDERFLOW (1L<<11) 5853157642Sps#define BCE_COM_CPU_STATE_INTERRRUPT (1L<<12) 5854157642Sps#define BCE_COM_CPU_STATE_DATA_ACCESS_STALL (1L<<14) 5855157642Sps#define BCE_COM_CPU_STATE_INST_FETCH_STALL (1L<<15) 5856157642Sps#define BCE_COM_CPU_STATE_BLOCKED_READ (1L<<31) 5857157642Sps 5858157642Sps#define BCE_COM_CPU_EVENT_MASK 0x00105008 5859157642Sps#define BCE_COM_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0) 5860157642Sps#define BCE_COM_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2) 5861157642Sps#define BCE_COM_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3) 5862157642Sps#define BCE_COM_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4) 5863157642Sps#define BCE_COM_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5) 5864157642Sps#define BCE_COM_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6) 5865157642Sps#define BCE_COM_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7) 5866157642Sps#define BCE_COM_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8) 5867157642Sps#define BCE_COM_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10) 5868157642Sps#define BCE_COM_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11) 5869157642Sps#define BCE_COM_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12) 5870157642Sps 5871157642Sps#define BCE_COM_CPU_PROGRAM_COUNTER 0x0010501c 5872157642Sps#define BCE_COM_CPU_INSTRUCTION 0x00105020 5873157642Sps#define BCE_COM_CPU_DATA_ACCESS 0x00105024 5874157642Sps#define BCE_COM_CPU_INTERRUPT_ENABLE 0x00105028 5875157642Sps#define BCE_COM_CPU_INTERRUPT_VECTOR 0x0010502c 5876157642Sps#define BCE_COM_CPU_INTERRUPT_SAVED_PC 0x00105030 5877157642Sps#define BCE_COM_CPU_HW_BREAKPOINT 0x00105034 5878157642Sps#define BCE_COM_CPU_HW_BREAKPOINT_DISABLE (1L<<0) 5879157642Sps#define BCE_COM_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2) 5880157642Sps 5881157642Sps#define BCE_COM_CPU_REG_FILE 0x00105200 5882157642Sps#define BCE_COM_COMXQ_FTQ_DATA 0x00105340 5883157642Sps#define BCE_COM_COMXQ_FTQ_CMD 0x00105378 5884157642Sps#define BCE_COM_COMXQ_FTQ_CMD_OFFSET (0x3ffL<<0) 5885157642Sps#define BCE_COM_COMXQ_FTQ_CMD_WR_TOP (1L<<10) 5886157642Sps#define BCE_COM_COMXQ_FTQ_CMD_WR_TOP_0 (0L<<10) 5887157642Sps#define BCE_COM_COMXQ_FTQ_CMD_WR_TOP_1 (1L<<10) 5888157642Sps#define BCE_COM_COMXQ_FTQ_CMD_SFT_RESET (1L<<25) 5889157642Sps#define BCE_COM_COMXQ_FTQ_CMD_RD_DATA (1L<<26) 5890157642Sps#define BCE_COM_COMXQ_FTQ_CMD_ADD_INTERVEN (1L<<27) 5891157642Sps#define BCE_COM_COMXQ_FTQ_CMD_ADD_DATA (1L<<28) 5892157642Sps#define BCE_COM_COMXQ_FTQ_CMD_INTERVENE_CLR (1L<<29) 5893157642Sps#define BCE_COM_COMXQ_FTQ_CMD_POP (1L<<30) 5894157642Sps#define BCE_COM_COMXQ_FTQ_CMD_BUSY (1L<<31) 5895157642Sps 5896157642Sps#define BCE_COM_COMXQ_FTQ_CTL 0x0010537c 5897157642Sps#define BCE_COM_COMXQ_FTQ_CTL_INTERVENE (1L<<0) 5898157642Sps#define BCE_COM_COMXQ_FTQ_CTL_OVERFLOW (1L<<1) 5899157642Sps#define BCE_COM_COMXQ_FTQ_CTL_FORCE_INTERVENE (1L<<2) 5900157642Sps#define BCE_COM_COMXQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 5901157642Sps#define BCE_COM_COMXQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 5902157642Sps 5903157642Sps#define BCE_COM_COMTQ_FTQ_DATA 0x00105380 5904157642Sps#define BCE_COM_COMTQ_FTQ_CMD 0x001053b8 5905157642Sps#define BCE_COM_COMTQ_FTQ_CMD_OFFSET (0x3ffL<<0) 5906157642Sps#define BCE_COM_COMTQ_FTQ_CMD_WR_TOP (1L<<10) 5907157642Sps#define BCE_COM_COMTQ_FTQ_CMD_WR_TOP_0 (0L<<10) 5908157642Sps#define BCE_COM_COMTQ_FTQ_CMD_WR_TOP_1 (1L<<10) 5909157642Sps#define BCE_COM_COMTQ_FTQ_CMD_SFT_RESET (1L<<25) 5910157642Sps#define BCE_COM_COMTQ_FTQ_CMD_RD_DATA (1L<<26) 5911157642Sps#define BCE_COM_COMTQ_FTQ_CMD_ADD_INTERVEN (1L<<27) 5912157642Sps#define BCE_COM_COMTQ_FTQ_CMD_ADD_DATA (1L<<28) 5913157642Sps#define BCE_COM_COMTQ_FTQ_CMD_INTERVENE_CLR (1L<<29) 5914157642Sps#define BCE_COM_COMTQ_FTQ_CMD_POP (1L<<30) 5915157642Sps#define BCE_COM_COMTQ_FTQ_CMD_BUSY (1L<<31) 5916157642Sps 5917157642Sps#define BCE_COM_COMTQ_FTQ_CTL 0x001053bc 5918157642Sps#define BCE_COM_COMTQ_FTQ_CTL_INTERVENE (1L<<0) 5919157642Sps#define BCE_COM_COMTQ_FTQ_CTL_OVERFLOW (1L<<1) 5920157642Sps#define BCE_COM_COMTQ_FTQ_CTL_FORCE_INTERVENE (1L<<2) 5921157642Sps#define BCE_COM_COMTQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 5922157642Sps#define BCE_COM_COMTQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 5923157642Sps 5924157642Sps#define BCE_COM_COMQ_FTQ_DATA 0x001053c0 5925157642Sps#define BCE_COM_COMQ_FTQ_CMD 0x001053f8 5926157642Sps#define BCE_COM_COMQ_FTQ_CMD_OFFSET (0x3ffL<<0) 5927157642Sps#define BCE_COM_COMQ_FTQ_CMD_WR_TOP (1L<<10) 5928157642Sps#define BCE_COM_COMQ_FTQ_CMD_WR_TOP_0 (0L<<10) 5929157642Sps#define BCE_COM_COMQ_FTQ_CMD_WR_TOP_1 (1L<<10) 5930157642Sps#define BCE_COM_COMQ_FTQ_CMD_SFT_RESET (1L<<25) 5931157642Sps#define BCE_COM_COMQ_FTQ_CMD_RD_DATA (1L<<26) 5932157642Sps#define BCE_COM_COMQ_FTQ_CMD_ADD_INTERVEN (1L<<27) 5933157642Sps#define BCE_COM_COMQ_FTQ_CMD_ADD_DATA (1L<<28) 5934157642Sps#define BCE_COM_COMQ_FTQ_CMD_INTERVENE_CLR (1L<<29) 5935157642Sps#define BCE_COM_COMQ_FTQ_CMD_POP (1L<<30) 5936157642Sps#define BCE_COM_COMQ_FTQ_CMD_BUSY (1L<<31) 5937157642Sps 5938157642Sps#define BCE_COM_COMQ_FTQ_CTL 0x001053fc 5939157642Sps#define BCE_COM_COMQ_FTQ_CTL_INTERVENE (1L<<0) 5940157642Sps#define BCE_COM_COMQ_FTQ_CTL_OVERFLOW (1L<<1) 5941157642Sps#define BCE_COM_COMQ_FTQ_CTL_FORCE_INTERVENE (1L<<2) 5942157642Sps#define BCE_COM_COMQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 5943157642Sps#define BCE_COM_COMQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 5944157642Sps 5945157642Sps#define BCE_COM_SCRATCH 0x00120000 5946157642Sps 5947157642Sps 5948157642Sps/* 5949157642Sps * cp_reg definition 5950157642Sps * offset: 0x180000 5951157642Sps */ 5952157642Sps#define BCE_CP_CPU_MODE 0x00185000 5953157642Sps#define BCE_CP_CPU_MODE_LOCAL_RST (1L<<0) 5954157642Sps#define BCE_CP_CPU_MODE_STEP_ENA (1L<<1) 5955157642Sps#define BCE_CP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2) 5956157642Sps#define BCE_CP_CPU_MODE_PAGE_0_INST_ENA (1L<<3) 5957157642Sps#define BCE_CP_CPU_MODE_MSG_BIT1 (1L<<6) 5958157642Sps#define BCE_CP_CPU_MODE_INTERRUPT_ENA (1L<<7) 5959157642Sps#define BCE_CP_CPU_MODE_SOFT_HALT (1L<<10) 5960157642Sps#define BCE_CP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11) 5961157642Sps#define BCE_CP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12) 5962157642Sps#define BCE_CP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13) 5963157642Sps#define BCE_CP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15) 5964157642Sps 5965157642Sps#define BCE_CP_CPU_STATE 0x00185004 5966157642Sps#define BCE_CP_CPU_STATE_BREAKPOINT (1L<<0) 5967157642Sps#define BCE_CP_CPU_STATE_BAD_INST_HALTED (1L<<2) 5968157642Sps#define BCE_CP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3) 5969157642Sps#define BCE_CP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4) 5970157642Sps#define BCE_CP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5) 5971157642Sps#define BCE_CP_CPU_STATE_BAD_pc_HALTED (1L<<6) 5972157642Sps#define BCE_CP_CPU_STATE_ALIGN_HALTED (1L<<7) 5973157642Sps#define BCE_CP_CPU_STATE_FIO_ABORT_HALTED (1L<<8) 5974157642Sps#define BCE_CP_CPU_STATE_SOFT_HALTED (1L<<10) 5975157642Sps#define BCE_CP_CPU_STATE_SPAD_UNDERFLOW (1L<<11) 5976157642Sps#define BCE_CP_CPU_STATE_INTERRRUPT (1L<<12) 5977157642Sps#define BCE_CP_CPU_STATE_DATA_ACCESS_STALL (1L<<14) 5978157642Sps#define BCE_CP_CPU_STATE_INST_FETCH_STALL (1L<<15) 5979157642Sps#define BCE_CP_CPU_STATE_BLOCKED_READ (1L<<31) 5980157642Sps 5981157642Sps#define BCE_CP_CPU_EVENT_MASK 0x00185008 5982157642Sps#define BCE_CP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0) 5983157642Sps#define BCE_CP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2) 5984157642Sps#define BCE_CP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3) 5985157642Sps#define BCE_CP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4) 5986157642Sps#define BCE_CP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5) 5987157642Sps#define BCE_CP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6) 5988157642Sps#define BCE_CP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7) 5989157642Sps#define BCE_CP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8) 5990157642Sps#define BCE_CP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10) 5991157642Sps#define BCE_CP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11) 5992157642Sps#define BCE_CP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12) 5993157642Sps 5994157642Sps#define BCE_CP_CPU_PROGRAM_COUNTER 0x0018501c 5995157642Sps#define BCE_CP_CPU_INSTRUCTION 0x00185020 5996157642Sps#define BCE_CP_CPU_DATA_ACCESS 0x00185024 5997157642Sps#define BCE_CP_CPU_INTERRUPT_ENABLE 0x00185028 5998157642Sps#define BCE_CP_CPU_INTERRUPT_VECTOR 0x0018502c 5999157642Sps#define BCE_CP_CPU_INTERRUPT_SAVED_PC 0x00185030 6000157642Sps#define BCE_CP_CPU_HW_BREAKPOINT 0x00185034 6001157642Sps#define BCE_CP_CPU_HW_BREAKPOINT_DISABLE (1L<<0) 6002157642Sps#define BCE_CP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2) 6003157642Sps 6004157642Sps#define BCE_CP_CPU_REG_FILE 0x00185200 6005157642Sps#define BCE_CP_CPQ_FTQ_DATA 0x001853c0 6006157642Sps#define BCE_CP_CPQ_FTQ_CMD 0x001853f8 6007157642Sps#define BCE_CP_CPQ_FTQ_CMD_OFFSET (0x3ffL<<0) 6008157642Sps#define BCE_CP_CPQ_FTQ_CMD_WR_TOP (1L<<10) 6009157642Sps#define BCE_CP_CPQ_FTQ_CMD_WR_TOP_0 (0L<<10) 6010157642Sps#define BCE_CP_CPQ_FTQ_CMD_WR_TOP_1 (1L<<10) 6011157642Sps#define BCE_CP_CPQ_FTQ_CMD_SFT_RESET (1L<<25) 6012157642Sps#define BCE_CP_CPQ_FTQ_CMD_RD_DATA (1L<<26) 6013157642Sps#define BCE_CP_CPQ_FTQ_CMD_ADD_INTERVEN (1L<<27) 6014157642Sps#define BCE_CP_CPQ_FTQ_CMD_ADD_DATA (1L<<28) 6015157642Sps#define BCE_CP_CPQ_FTQ_CMD_INTERVENE_CLR (1L<<29) 6016157642Sps#define BCE_CP_CPQ_FTQ_CMD_POP (1L<<30) 6017157642Sps#define BCE_CP_CPQ_FTQ_CMD_BUSY (1L<<31) 6018157642Sps 6019157642Sps#define BCE_CP_CPQ_FTQ_CTL 0x001853fc 6020157642Sps#define BCE_CP_CPQ_FTQ_CTL_INTERVENE (1L<<0) 6021157642Sps#define BCE_CP_CPQ_FTQ_CTL_OVERFLOW (1L<<1) 6022157642Sps#define BCE_CP_CPQ_FTQ_CTL_FORCE_INTERVENE (1L<<2) 6023157642Sps#define BCE_CP_CPQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 6024157642Sps#define BCE_CP_CPQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 6025157642Sps 6026157642Sps#define BCE_CP_SCRATCH 0x001a0000 6027157642Sps 6028157642Sps 6029157642Sps/* 6030178132Sdavidch * tas_reg definition 6031178132Sdavidch * offset: 0x1c0000 6032178132Sdavidch */ 6033178132Sdavidch#define BCE_TAS_FTQ_CMD 0x001c03f8 6034178132Sdavidch#define BCE_TAS_FTQ_CTL 0x001c03fc 6035178132Sdavidch#define BCE_TAS_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 6036178132Sdavidch#define BCE_TAS_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 6037178132Sdavidch 6038207411Sdavidch 6039178132Sdavidch/* 6040157642Sps * mcp_reg definition 6041157642Sps * offset: 0x140000 6042157642Sps */ 6043157642Sps#define BCE_MCP_CPU_MODE 0x00145000 6044157642Sps#define BCE_MCP_CPU_MODE_LOCAL_RST (1L<<0) 6045157642Sps#define BCE_MCP_CPU_MODE_STEP_ENA (1L<<1) 6046157642Sps#define BCE_MCP_CPU_MODE_PAGE_0_DATA_ENA (1L<<2) 6047157642Sps#define BCE_MCP_CPU_MODE_PAGE_0_INST_ENA (1L<<3) 6048157642Sps#define BCE_MCP_CPU_MODE_MSG_BIT1 (1L<<6) 6049157642Sps#define BCE_MCP_CPU_MODE_INTERRUPT_ENA (1L<<7) 6050157642Sps#define BCE_MCP_CPU_MODE_SOFT_HALT (1L<<10) 6051157642Sps#define BCE_MCP_CPU_MODE_BAD_DATA_HALT_ENA (1L<<11) 6052157642Sps#define BCE_MCP_CPU_MODE_BAD_INST_HALT_ENA (1L<<12) 6053157642Sps#define BCE_MCP_CPU_MODE_FIO_ABORT_HALT_ENA (1L<<13) 6054157642Sps#define BCE_MCP_CPU_MODE_SPAD_UNDERFLOW_HALT_ENA (1L<<15) 6055157642Sps 6056157642Sps#define BCE_MCP_CPU_STATE 0x00145004 6057157642Sps#define BCE_MCP_CPU_STATE_BREAKPOINT (1L<<0) 6058157642Sps#define BCE_MCP_CPU_STATE_BAD_INST_HALTED (1L<<2) 6059157642Sps#define BCE_MCP_CPU_STATE_PAGE_0_DATA_HALTED (1L<<3) 6060157642Sps#define BCE_MCP_CPU_STATE_PAGE_0_INST_HALTED (1L<<4) 6061157642Sps#define BCE_MCP_CPU_STATE_BAD_DATA_ADDR_HALTED (1L<<5) 6062157642Sps#define BCE_MCP_CPU_STATE_BAD_pc_HALTED (1L<<6) 6063157642Sps#define BCE_MCP_CPU_STATE_ALIGN_HALTED (1L<<7) 6064157642Sps#define BCE_MCP_CPU_STATE_FIO_ABORT_HALTED (1L<<8) 6065157642Sps#define BCE_MCP_CPU_STATE_SOFT_HALTED (1L<<10) 6066157642Sps#define BCE_MCP_CPU_STATE_SPAD_UNDERFLOW (1L<<11) 6067157642Sps#define BCE_MCP_CPU_STATE_INTERRRUPT (1L<<12) 6068157642Sps#define BCE_MCP_CPU_STATE_DATA_ACCESS_STALL (1L<<14) 6069157642Sps#define BCE_MCP_CPU_STATE_INST_FETCH_STALL (1L<<15) 6070157642Sps#define BCE_MCP_CPU_STATE_BLOCKED_READ (1L<<31) 6071157642Sps 6072157642Sps#define BCE_MCP_CPU_EVENT_MASK 0x00145008 6073157642Sps#define BCE_MCP_CPU_EVENT_MASK_BREAKPOINT_MASK (1L<<0) 6074157642Sps#define BCE_MCP_CPU_EVENT_MASK_BAD_INST_HALTED_MASK (1L<<2) 6075157642Sps#define BCE_MCP_CPU_EVENT_MASK_PAGE_0_DATA_HALTED_MASK (1L<<3) 6076157642Sps#define BCE_MCP_CPU_EVENT_MASK_PAGE_0_INST_HALTED_MASK (1L<<4) 6077157642Sps#define BCE_MCP_CPU_EVENT_MASK_BAD_DATA_ADDR_HALTED_MASK (1L<<5) 6078157642Sps#define BCE_MCP_CPU_EVENT_MASK_BAD_PC_HALTED_MASK (1L<<6) 6079157642Sps#define BCE_MCP_CPU_EVENT_MASK_ALIGN_HALTED_MASK (1L<<7) 6080157642Sps#define BCE_MCP_CPU_EVENT_MASK_FIO_ABORT_MASK (1L<<8) 6081157642Sps#define BCE_MCP_CPU_EVENT_MASK_SOFT_HALTED_MASK (1L<<10) 6082157642Sps#define BCE_MCP_CPU_EVENT_MASK_SPAD_UNDERFLOW_MASK (1L<<11) 6083157642Sps#define BCE_MCP_CPU_EVENT_MASK_INTERRUPT_MASK (1L<<12) 6084157642Sps 6085157642Sps#define BCE_MCP_CPU_PROGRAM_COUNTER 0x0014501c 6086157642Sps#define BCE_MCP_CPU_INSTRUCTION 0x00145020 6087157642Sps#define BCE_MCP_CPU_DATA_ACCESS 0x00145024 6088157642Sps#define BCE_MCP_CPU_INTERRUPT_ENABLE 0x00145028 6089157642Sps#define BCE_MCP_CPU_INTERRUPT_VECTOR 0x0014502c 6090157642Sps#define BCE_MCP_CPU_INTERRUPT_SAVED_PC 0x00145030 6091157642Sps#define BCE_MCP_CPU_HW_BREAKPOINT 0x00145034 6092157642Sps#define BCE_MCP_CPU_HW_BREAKPOINT_DISABLE (1L<<0) 6093157642Sps#define BCE_MCP_CPU_HW_BREAKPOINT_ADDRESS (0x3fffffffL<<2) 6094157642Sps 6095157642Sps#define BCE_MCP_CPU_REG_FILE 0x00145200 6096157642Sps#define BCE_MCP_MCPQ_FTQ_DATA 0x001453c0 6097157642Sps#define BCE_MCP_MCPQ_FTQ_CMD 0x001453f8 6098157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_OFFSET (0x3ffL<<0) 6099157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_WR_TOP (1L<<10) 6100157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_WR_TOP_0 (0L<<10) 6101157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_WR_TOP_1 (1L<<10) 6102157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_SFT_RESET (1L<<25) 6103157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_RD_DATA (1L<<26) 6104157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_ADD_INTERVEN (1L<<27) 6105157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_ADD_DATA (1L<<28) 6106157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_INTERVENE_CLR (1L<<29) 6107157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_POP (1L<<30) 6108157642Sps#define BCE_MCP_MCPQ_FTQ_CMD_BUSY (1L<<31) 6109157642Sps 6110157642Sps#define BCE_MCP_MCPQ_FTQ_CTL 0x001453fc 6111157642Sps#define BCE_MCP_MCPQ_FTQ_CTL_INTERVENE (1L<<0) 6112157642Sps#define BCE_MCP_MCPQ_FTQ_CTL_OVERFLOW (1L<<1) 6113157642Sps#define BCE_MCP_MCPQ_FTQ_CTL_FORCE_INTERVENE (1L<<2) 6114157642Sps#define BCE_MCP_MCPQ_FTQ_CTL_MAX_DEPTH (0x3ffL<<12) 6115157642Sps#define BCE_MCP_MCPQ_FTQ_CTL_CUR_DEPTH (0x3ffL<<22) 6116157642Sps 6117157642Sps#define BCE_MCP_ROM 0x00150000 6118157642Sps#define BCE_MCP_SCRATCH 0x00160000 6119157642Sps 6120157642Sps#define BCE_SHM_HDR_SIGNATURE BCE_MCP_SCRATCH 6121157642Sps#define BCE_SHM_HDR_SIGNATURE_SIG_MASK 0xffff0000 6122157642Sps#define BCE_SHM_HDR_SIGNATURE_SIG 0x53530000 6123157642Sps#define BCE_SHM_HDR_SIGNATURE_VER_MASK 0x000000ff 6124157642Sps#define BCE_SHM_HDR_SIGNATURE_VER_ONE 0x00000001 6125157642Sps 6126157642Sps#define BCE_SHM_HDR_ADDR_0 BCE_MCP_SCRATCH + 4 6127157642Sps#define BCE_SHM_HDR_ADDR_1 BCE_MCP_SCRATCH + 8 6128157642Sps 6129157642Sps/****************************************************************************/ 6130157642Sps/* End machine generated definitions. */ 6131157642Sps/****************************************************************************/ 6132157642Sps 6133176448Sdavidch/****************************************************************************/ 6134178132Sdavidch/* Begin firmware definitions. */ 6135178132Sdavidch/****************************************************************************/ 6136178132Sdavidch/* The following definitions refer to pre-defined locations in processor */ 6137178132Sdavidch/* memory space which allows the driver to enable particular functionality */ 6138178132Sdavidch/* within the firmware or read specfic information about the running */ 6139176448Sdavidch/* firmware. */ 6140176448Sdavidch/****************************************************************************/ 6141178132Sdavidch 6142179771Sdavidch/* 6143178132Sdavidch * Perfect match control register. 6144179771Sdavidch * 0 = Default. All received unicst packets matching MAC address 6145178132Sdavidch * BCE_EMAC_MAC_MATCH[0:1,8:9,10:11,12:13,14:15] are sent to receive queue 6146178132Sdavidch * 0, all other perfect match registers are reserved. 6147179771Sdavidch * 1 = All received unicast packets matching MAC address 6148178132Sdavidch * BCE_EMAC_MAC_MATCH[0:1] are mapped to receive queue 0, 6149178132Sdavidch * BCE_EMAC_MAC_MATCH[2:3] is mapped to receive queue 1, etc. 6150178132Sdavidch * 2 = All received unicast packets matching any BCE_EMAC_MAC_MATCH[] register 6151178132Sdavidch * are sent to receive queue 0. 6152178132Sdavidch */ 6153178132Sdavidch#define BCE_RXP_PM_CTRL 0x0e00d0 6154178132Sdavidch 6155178132Sdavidch/* 6156178132Sdavidch * This firmware statistic records the number of frames that 6157178132Sdavidch * were dropped because there were no buffers available in the 6158178132Sdavidch * receive chain. 6159178132Sdavidch */ 6160179771Sdavidch#define BCE_COM_NO_BUFFERS 0x120084 6161178132Sdavidch/****************************************************************************/ 6162176448Sdavidch/* End firmware definitions. */ 6163176448Sdavidch/****************************************************************************/ 6164178132Sdavidch 6165157642Sps#define NUM_MC_HASH_REGISTERS 8 6166157642Sps 6167157642Sps#define DMA_READ_CHANS 5 6168157642Sps#define DMA_WRITE_CHANS 3 6169157642Sps 6170157642Sps/* Use the natural page size of the host CPU. */ 6171157642Sps/* XXX: This has only been tested on amd64/i386 systems using 4KB pages. */ 6172179771Sdavidch#define BCM_PAGE_BITS PAGE_SHIFT 6173178132Sdavidch#define BCM_PAGE_SIZE PAGE_SIZE 6174176448Sdavidch#define BCM_PAGE_MASK (BCM_PAGE_SIZE - 1) 6175206268Sdavidch#define BCM_PAGES(x) ((((x) + BCM_PAGE_SIZE - 1) & \ 6176206268Sdavidch BCM_PAGE_MASK) >> BCM_PAGE_BITS) 6177157642Sps 6178179771Sdavidch/* 6179179771Sdavidch * Page count must remain a power of 2 for all 6180179771Sdavidch * of the math to work correctly. 6181178132Sdavidch */ 6182218423Sdavidch#define DEFAULT_TX_PAGES 2 6183218423Sdavidch#define MAX_TX_PAGES 8 6184218423Sdavidch#define TOTAL_TX_BD_PER_PAGE (BCM_PAGE_SIZE / sizeof(struct tx_bd)) 6185218423Sdavidch#define USABLE_TX_BD_PER_PAGE (TOTAL_TX_BD_PER_PAGE - 1) 6186218423Sdavidch#define MAX_TX_BD_AVAIL (MAX_TX_PAGES * TOTAL_TX_BD_PER_PAGE) 6187218423Sdavidch#define TOTAL_TX_BD_ALLOC (TOTAL_TX_BD_PER_PAGE * sc->tx_pages) 6188218423Sdavidch#define USABLE_TX_BD_ALLOC (USABLE_TX_BD_PER_PAGE * sc->tx_pages) 6189218423Sdavidch#define MAX_TX_BD_ALLOC (TOTAL_TX_BD_ALLOC - 1) 6190170392Sdavidch 6191189325Sdavidch/* Advance to the next tx_bd, skipping any next page pointers. */ 6192157642Sps#define NEXT_TX_BD(x) (((x) & USABLE_TX_BD_PER_PAGE) == \ 6193206268Sdavidch (USABLE_TX_BD_PER_PAGE - 1)) ? (x) + 2 : (x) + 1 6194157642Sps 6195218423Sdavidch#define TX_CHAIN_IDX(x) ((x) & MAX_TX_BD_ALLOC) 6196157642Sps 6197176448Sdavidch#define TX_PAGE(x) (((x) & ~USABLE_TX_BD_PER_PAGE) >> (BCM_PAGE_BITS - 4)) 6198157642Sps#define TX_IDX(x) ((x) & USABLE_TX_BD_PER_PAGE) 6199157642Sps 6200179771Sdavidch/* 6201179771Sdavidch * Page count must remain a power of 2 for all 6202179771Sdavidch * of the math to work correctly. 6203178132Sdavidch */ 6204218423Sdavidch#define DEFAULT_RX_PAGES 2 6205218423Sdavidch#define MAX_RX_PAGES 8 6206218423Sdavidch#define TOTAL_RX_BD_PER_PAGE (BCM_PAGE_SIZE / sizeof(struct rx_bd)) 6207218423Sdavidch#define USABLE_RX_BD_PER_PAGE (TOTAL_RX_BD_PER_PAGE - 1) 6208218423Sdavidch#define MAX_RX_BD_AVAIL (MAX_RX_PAGES * TOTAL_RX_BD_PER_PAGE) 6209218423Sdavidch#define TOTAL_RX_BD_ALLOC (TOTAL_RX_BD_PER_PAGE * sc->rx_pages) 6210218423Sdavidch#define USABLE_RX_BD_ALLOC (USABLE_RX_BD_PER_PAGE * sc->rx_pages) 6211218423Sdavidch#define MAX_RX_BD_ALLOC (TOTAL_RX_BD_ALLOC - 1) 6212176448Sdavidch 6213189325Sdavidch/* Advance to the next rx_bd, skipping any next page pointers. */ 6214157642Sps#define NEXT_RX_BD(x) (((x) & USABLE_RX_BD_PER_PAGE) == \ 6215206268Sdavidch (USABLE_RX_BD_PER_PAGE - 1)) ? (x) + 2 : (x) + 1 6216157642Sps 6217218423Sdavidch#define RX_CHAIN_IDX(x) ((x) & MAX_RX_BD_ALLOC) 6218157642Sps 6219176448Sdavidch#define RX_PAGE(x) (((x) & ~USABLE_RX_BD_PER_PAGE) >> (BCM_PAGE_BITS - 4)) 6220157642Sps#define RX_IDX(x) ((x) & USABLE_RX_BD_PER_PAGE) 6221157642Sps 6222178132Sdavidch/* 6223178132Sdavidch * To accomodate jumbo frames, the page chain should 6224178132Sdavidch * be 4 times larger than the receive chain. 6225178132Sdavidch */ 6226218423Sdavidch#define DEFAULT_PG_PAGES (DEFAULT_RX_PAGES * 4) 6227218423Sdavidch#define MAX_PG_PAGES (MAX_RX_PAGES * 4) 6228218423Sdavidch#define TOTAL_PG_BD_PER_PAGE (BCM_PAGE_SIZE / sizeof(struct rx_bd)) 6229218423Sdavidch#define USABLE_PG_BD_PER_PAGE (TOTAL_PG_BD_PER_PAGE - 1) 6230218423Sdavidch#define MAX_PG_BD_AVAIL (MAX_PG_PAGES * TOTAL_PG_BD_PER_PAGE) 6231218423Sdavidch#define TOTAL_PG_BD_ALLOC (TOTAL_PG_BD_PER_PAGE * sc->pg_pages) 6232218423Sdavidch#define USABLE_PG_BD_ALLOC (USABLE_PG_BD_PER_PAGE * sc->pg_pages) 6233218423Sdavidch#define MAX_PG_BD_ALLOC (TOTAL_PG_BD_ALLOC - 1) 6234176448Sdavidch 6235189325Sdavidch/* Advance to the next pg_bd, skipping any next page pointers. */ 6236176448Sdavidch#define NEXT_PG_BD(x) (((x) & USABLE_PG_BD_PER_PAGE) == \ 6237206268Sdavidch (USABLE_PG_BD_PER_PAGE - 1)) ? (x) + 2 : (x) + 1 6238176448Sdavidch 6239218423Sdavidch#define PG_CHAIN_IDX(x) ((x) & MAX_PG_BD_ALLOC) 6240176448Sdavidch 6241176448Sdavidch#define PG_PAGE(x) (((x) & ~USABLE_PG_BD_PER_PAGE) >> (BCM_PAGE_BITS - 4)) 6242176448Sdavidch#define PG_IDX(x) ((x) & USABLE_PG_BD_PER_PAGE) 6243178132Sdavidch 6244191923Sdavidch#define CTX_INIT_RETRY_COUNT 10 6245191923Sdavidch 6246157642Sps/* Context size. */ 6247206268Sdavidch#define CTX_SHIFT 7 6248206268Sdavidch#define CTX_SIZE (1 << CTX_SHIFT) 6249206268Sdavidch#define CTX_MASK (CTX_SIZE - 1) 6250206268Sdavidch#define GET_CID_ADDR(_cid) ((_cid) << CTX_SHIFT) 6251206268Sdavidch#define GET_CID(_cid_addr) ((_cid_addr) >> CTX_SHIFT) 6252157642Sps 6253206268Sdavidch#define PHY_CTX_SHIFT 6 6254206268Sdavidch#define PHY_CTX_SIZE (1 << PHY_CTX_SHIFT) 6255206268Sdavidch#define PHY_CTX_MASK (PHY_CTX_SIZE - 1) 6256206268Sdavidch#define GET_PCID_ADDR(_pcid) ((_pcid) << PHY_CTX_SHIFT) 6257206268Sdavidch#define GET_PCID(_pcid_addr) ((_pcid_addr) >> PHY_CTX_SHIFT) 6258157642Sps 6259206268Sdavidch#define MB_KERNEL_CTX_SHIFT 8 6260206268Sdavidch#define MB_KERNEL_CTX_SIZE (1 << MB_KERNEL_CTX_SHIFT) 6261206268Sdavidch#define MB_KERNEL_CTX_MASK (MB_KERNEL_CTX_SIZE - 1) 6262206268Sdavidch#define MB_GET_CID_ADDR(_cid) (0x10000 + ((_cid) << MB_KERNEL_CTX_SHIFT)) 6263157642Sps 6264206268Sdavidch#define MAX_CID_CNT 0x4000 6265206268Sdavidch#define MAX_CID_ADDR (GET_CID_ADDR(MAX_CID_CNT)) 6266206268Sdavidch#define INVALID_CID_ADDR 0xffffffff 6267157642Sps 6268206268Sdavidch#define TX_CID 16 6269206268Sdavidch#define RX_CID 0 6270157642Sps 6271218423Sdavidch#define DEFAULT_TX_QUICK_CONS_TRIP_INT 20 6272218423Sdavidch#define DEFAULT_TX_QUICK_CONS_TRIP 20 6273218423Sdavidch#define DEFAULT_TX_TICKS_INT 80 6274218423Sdavidch#define DEFAULT_TX_TICKS 80 6275218423Sdavidch#define DEFAULT_RX_QUICK_CONS_TRIP_INT 6 6276218423Sdavidch#define DEFAULT_RX_QUICK_CONS_TRIP 6 6277218423Sdavidch#define DEFAULT_RX_TICKS_INT 18 6278218423Sdavidch#define DEFAULT_RX_TICKS 18 6279218423Sdavidch 6280157642Sps/****************************************************************************/ 6281157642Sps/* BCE Processor Firmwware Load Definitions */ 6282157642Sps/****************************************************************************/ 6283157642Sps 6284157642Spsstruct cpu_reg { 6285157642Sps u32 mode; 6286157642Sps u32 mode_value_halt; 6287157642Sps u32 mode_value_sstep; 6288157642Sps 6289157642Sps u32 state; 6290157642Sps u32 state_value_clear; 6291157642Sps 6292157642Sps u32 gpr0; 6293157642Sps u32 evmask; 6294157642Sps u32 pc; 6295157642Sps u32 inst; 6296157642Sps u32 bp; 6297157642Sps 6298157642Sps u32 spad_base; 6299157642Sps 6300157642Sps u32 mips_view_base; 6301157642Sps}; 6302157642Sps 6303157642Spsstruct fw_info { 6304157642Sps u32 ver_major; 6305157642Sps u32 ver_minor; 6306157642Sps u32 ver_fix; 6307157642Sps 6308157642Sps u32 start_addr; 6309157642Sps 6310157642Sps /* Text section. */ 6311157642Sps u32 text_addr; 6312157642Sps u32 text_len; 6313157642Sps u32 text_index; 6314248036Smarius const u32 *text; 6315157642Sps 6316157642Sps /* Data section. */ 6317157642Sps u32 data_addr; 6318157642Sps u32 data_len; 6319157642Sps u32 data_index; 6320248036Smarius const u32 *data; 6321157642Sps 6322157642Sps /* SBSS section. */ 6323157642Sps u32 sbss_addr; 6324157642Sps u32 sbss_len; 6325157642Sps u32 sbss_index; 6326248036Smarius const u32 *sbss; 6327157642Sps 6328157642Sps /* BSS section. */ 6329157642Sps u32 bss_addr; 6330157642Sps u32 bss_len; 6331157642Sps u32 bss_index; 6332251570Smarius const u32 *bss; 6333157642Sps 6334157642Sps /* Read-only section. */ 6335157642Sps u32 rodata_addr; 6336157642Sps u32 rodata_len; 6337157642Sps u32 rodata_index; 6338251570Smarius const u32 *rodata; 6339157642Sps}; 6340157642Sps 6341206268Sdavidch#define RV2P_PROC1 0 6342206268Sdavidch#define RV2P_PROC2 1 6343157642Sps 6344206268Sdavidch#define BCE_MIREG(x) ((x & 0x1F) << 16) 6345206268Sdavidch#define BCE_MIPHY(x) ((x & 0x1F) << 21) 6346206268Sdavidch#define BCE_PHY_TIMEOUT 50 6347157642Sps 6348206268Sdavidch#define BCE_NVRAM_SIZE 0x200 6349206268Sdavidch#define BCE_NVRAM_MAGIC 0x669955aa 6350206268Sdavidch#define BCE_CRC32_RESIDUAL 0xdebb20e3 6351157642Sps 6352206268Sdavidch#define BCE_TX_TIMEOUT 5 6353157642Sps 6354264443Syongari#define BCE_MAX_SEGMENTS 35 6355264443Syongari#define BCE_TSO_MAX_SIZE (65535 + sizeof(struct ether_vlan_header)) 6356206268Sdavidch#define BCE_TSO_MAX_SEG_SIZE 4096 6357170392Sdavidch 6358206268Sdavidch#define BCE_DMA_ALIGN 8 6359206268Sdavidch#define BCE_DMA_BOUNDARY 0 6360210271Syongari#define BCE_RX_BUF_ALIGN 16 6361157642Sps 6362206268Sdavidch#define BCE_MAX_CONTEXT 4 6363206268Sdavidch 6364157642Sps/* The BCM5708 has a problem with addresses greater that 40bits. */ 6365157642Sps/* Handle the sizing issue in an architecture agnostic fashion. */ 6366157642Sps#if (BUS_SPACE_MAXADDR < 0xFFFFFFFFFF) 6367157642Sps#define BCE_BUS_SPACE_MAXADDR BUS_SPACE_MAXADDR 6368157642Sps#else 6369157642Sps#define BCE_BUS_SPACE_MAXADDR 0xFFFFFFFFFF 6370157642Sps#endif 6371157642Sps 6372163642Sscottl/* 6373163642Sscottl * XXX Checksum offload involving IP fragments seems to cause problems on 6374163642Sscottl * transmit. Disable it for now, hopefully there will be a more elegant 6375163642Sscottl * solution later. 6376163642Sscottl */ 6377163642Sscottl#ifdef BCE_IP_CSUM 6378157642Sps#define BCE_IF_HWASSIST (CSUM_IP | CSUM_TCP | CSUM_UDP) 6379163593Sscottl#else 6380163642Sscottl#define BCE_IF_HWASSIST (CSUM_TCP | CSUM_UDP) 6381163593Sscottl#endif 6382157642Sps 6383157642Sps#if __FreeBSD_version < 700000 6384206268Sdavidch#define BCE_IF_CAPABILITIES (IFCAP_VLAN_MTU | \ 6385206268Sdavidch IFCAP_VLAN_HWTAGGING | IFCAP_HWCSUM | IFCAP_JUMBO_MTU) 6386157642Sps#else 6387206268Sdavidch#define BCE_IF_CAPABILITIES (IFCAP_VLAN_MTU | \ 6388206268Sdavidch IFCAP_VLAN_HWTAGGING | IFCAP_HWCSUM | \ 6389206268Sdavidch IFCAP_JUMBO_MTU | IFCAP_VLAN_HWCSUM) 6390157642Sps#endif 6391157642Sps 6392206268Sdavidch#define BCE_MIN_MTU 60 6393206268Sdavidch#define BCE_MIN_ETHER_MTU 64 6394157642Sps 6395206268Sdavidch#define BCE_MAX_STD_MTU 1500 6396206268Sdavidch#define BCE_MAX_STD_ETHER_MTU 1518 6397206268Sdavidch#define BCE_MAX_STD_ETHER_MTU_VLAN 1522 6398157642Sps 6399206268Sdavidch#define BCE_MAX_JUMBO_MTU 9000 6400206268Sdavidch#define BCE_MAX_JUMBO_ETHER_MTU 9018 6401157642Sps#define BCE_MAX_JUMBO_ETHER_MTU_VLAN 9022 6402157642Sps 6403179771Sdavidch// #define BCE_MAX_MTU ETHER_MAX_LEN_JUMBO + ETHER_VLAN_ENCAP_LEN /* 9022 */ 6404179771Sdavidch 6405157642Sps/****************************************************************************/ 6406157642Sps/* BCE Device State Data Structure */ 6407157642Sps/****************************************************************************/ 6408157642Sps 6409206268Sdavidch#define BCE_STATUS_BLK_SZ sizeof(struct status_block) 6410206268Sdavidch#define BCE_STATS_BLK_SZ sizeof(struct statistics_block) 6411157642Sps#define BCE_TX_CHAIN_PAGE_SZ BCM_PAGE_SIZE 6412157642Sps#define BCE_RX_CHAIN_PAGE_SZ BCM_PAGE_SIZE 6413176448Sdavidch#define BCE_PG_CHAIN_PAGE_SZ BCM_PAGE_SIZE 6414157642Sps 6415157642Spsstruct bce_softc 6416157642Sps{ 6417251570Smarius struct mtx bce_mtx; 6418251570Smarius 6419248036Smarius /* Interface info */ 6420206268Sdavidch struct ifnet *bce_ifp; 6421157642Sps 6422206268Sdavidch /* Parent device handle */ 6423206268Sdavidch device_t bce_dev; 6424206268Sdavidch 6425206268Sdavidch /* Interface number */ 6426206268Sdavidch u_int8_t bce_unit; 6427206268Sdavidch 6428206268Sdavidch /* Device resource handle */ 6429206268Sdavidch struct resource *bce_res_mem; 6430206268Sdavidch 6431206268Sdavidch /* TBI media info */ 6432206268Sdavidch struct ifmedia bce_ifmedia; 6433206268Sdavidch 6434206268Sdavidch /* Device bus tag */ 6435206268Sdavidch bus_space_tag_t bce_btag; 6436206268Sdavidch 6437206268Sdavidch /* Device bus handle */ 6438206268Sdavidch bus_space_handle_t bce_bhandle; 6439206268Sdavidch 6440206268Sdavidch /* Device virtual memory handle */ 6441206268Sdavidch vm_offset_t bce_vhandle; 6442206268Sdavidch 6443206268Sdavidch /* IRQ Resource Handle */ 6444206268Sdavidch struct resource *bce_res_irq; 6445206268Sdavidch 6446179771Sdavidch /* Interrupt handler. */ 6447207411Sdavidch void *bce_intrhand; 6448179771Sdavidch 6449157642Sps /* ASIC Chip ID. */ 6450207411Sdavidch u32 bce_chipid; 6451157642Sps 6452157642Sps /* General controller flags. */ 6453207411Sdavidch u32 bce_flags; 6454207411Sdavidch#define BCE_PCIX_FLAG 0x00000001 6455207411Sdavidch#define BCE_PCI_32BIT_FLAG 0x00000002 6456207411Sdavidch#define BCE_RESERVED_FLAG 0x00000004 6457207411Sdavidch#define BCE_NO_WOL_FLAG 0x00000008 6458207411Sdavidch#define BCE_USING_DAC_FLAG 0x00000010 6459207411Sdavidch#define BCE_USING_MSI_FLAG 0x00000020 6460207411Sdavidch#define BCE_MFW_ENABLE_FLAG 0x00000040 6461207411Sdavidch#define BCE_ONE_SHOT_MSI_FLAG 0x00000080 6462207411Sdavidch#define BCE_USING_MSIX_FLAG 0x00000100 6463207411Sdavidch#define BCE_PCIE_FLAG 0x00000200 6464207411Sdavidch#define BCE_USING_TX_FLOW_CONTROL 0x00000400 6465253128Syongari#define BCE_USING_RX_FLOW_CONTROL 0x00000800 6466157642Sps 6467179771Sdavidch /* Controller capability flags. */ 6468207411Sdavidch u32 bce_cap_flags; 6469207411Sdavidch#define BCE_MSI_CAPABLE_FLAG 0x00000001 6470207411Sdavidch#define BCE_MSIX_CAPABLE_FLAG 0x00000002 6471207411Sdavidch#define BCE_PCIE_CAPABLE_FLAG 0x00000004 6472207411Sdavidch#define BCE_PCIX_CAPABLE_FLAG 0x00000008 6473179771Sdavidch 6474157642Sps /* PHY specific flags. */ 6475207411Sdavidch u32 bce_phy_flags; 6476207411Sdavidch#define BCE_PHY_SERDES_FLAG 0x00000001 6477207411Sdavidch#define BCE_PHY_CRC_FIX_FLAG 0x00000002 6478207411Sdavidch#define BCE_PHY_PARALLEL_DETECT_FLAG 0x00000004 6479207411Sdavidch#define BCE_PHY_2_5G_CAPABLE_FLAG 0x00000008 6480207411Sdavidch#define BCE_PHY_INT_MODE_MASK_FLAG 0x00000300 6481207411Sdavidch#define BCE_PHY_INT_MODE_AUTO_POLLING_FLAG 0x00000100 6482207411Sdavidch#define BCE_PHY_INT_MODE_LINK_READY_FLAG 0x00000200 6483207411Sdavidch#define BCE_PHY_IEEE_CLAUSE_45_FLAG 0x00000400 6484235818Syongari#define BCE_PHY_REMOTE_CAP_FLAG 0x00000800 6485235818Syongari#define BCE_PHY_REMOTE_PORT_FIBER_FLAG 0x00001000 6486157642Sps 6487170392Sdavidch /* Values that need to be shared with the PHY driver. */ 6488207411Sdavidch u32 bce_shared_hw_cfg; 6489207411Sdavidch u32 bce_port_hw_cfg; 6490170392Sdavidch 6491207411Sdavidch bus_addr_t max_bus_addr; 6492157642Sps 6493206268Sdavidch /* PCI bus speed */ 6494207411Sdavidch u16 bus_speed_mhz; 6495206268Sdavidch 6496206268Sdavidch /* PCIe link width */ 6497207411Sdavidch u16 link_width; 6498206268Sdavidch 6499206268Sdavidch /* PCIe link speed */ 6500207411Sdavidch u16 link_speed; 6501206268Sdavidch 6502206268Sdavidch /* Flash NVRAM settings */ 6503248036Smarius const struct flash_spec *bce_flash_info; 6504206268Sdavidch 6505206268Sdavidch /* Flash NVRAM size */ 6506207411Sdavidch u32 bce_flash_size; 6507206268Sdavidch 6508206268Sdavidch /* Shared Memory base address */ 6509207411Sdavidch u32 bce_shmem_base; 6510206268Sdavidch 6511206268Sdavidch /* Name string */ 6512248036Smarius const char *bce_name; 6513206268Sdavidch 6514157642Sps /* Tracks the version of bootcode firmware. */ 6515207411Sdavidch char bce_bc_ver[32]; 6516157642Sps 6517206268Sdavidch /* Tracks the version of management firmware. */ 6518207411Sdavidch char bce_mfw_ver[32]; 6519157642Sps 6520207411Sdavidch /* 6521206268Sdavidch * Tracks the state of the firmware. 0 = Running while any 6522206268Sdavidch * other value indicates that the firmware is not responding. 6523206268Sdavidch */ 6524207411Sdavidch u16 bce_fw_timed_out; 6525157642Sps 6526207411Sdavidch /* 6527206268Sdavidch * An incrementing sequence used to coordinate messages passed 6528206268Sdavidch * from the driver to the firmware. 6529207411Sdavidch */ 6530207411Sdavidch u16 bce_fw_wr_seq; 6531157642Sps 6532207411Sdavidch /* 6533206268Sdavidch * An incrementing sequence used to let the firmware know that 6534206268Sdavidch * the driver is still operating. Without the pulse, management 6535206268Sdavidch * firmware such as IPMI or UMP will operate in OS absent state. 6536207411Sdavidch */ 6537207411Sdavidch u16 bce_fw_drv_pulse_wr_seq; 6538206268Sdavidch 6539206268Sdavidch /* Tracks whether firmware has lost the driver's pulse. */ 6540207411Sdavidch u16 bce_drv_cardiac_arrest; 6541206268Sdavidch 6542157642Sps /* Ethernet MAC address. */ 6543207411Sdavidch u_char eaddr[6]; 6544157642Sps 6545207411Sdavidch /* 6546206268Sdavidch * These setting are used by the host coalescing (HC) block to 6547206268Sdavidch * to control how often the status block, statistics block and 6548206268Sdavidch * interrupts are generated. 6549207411Sdavidch */ 6550207411Sdavidch u16 bce_tx_quick_cons_trip_int; 6551207411Sdavidch u16 bce_tx_quick_cons_trip; 6552207411Sdavidch u16 bce_rx_quick_cons_trip_int; 6553207411Sdavidch u16 bce_rx_quick_cons_trip; 6554207411Sdavidch u16 bce_tx_ticks_int; 6555207411Sdavidch u16 bce_tx_ticks; 6556207411Sdavidch u16 bce_rx_ticks_int; 6557207411Sdavidch u16 bce_rx_ticks; 6558207411Sdavidch u32 bce_stats_ticks; 6559157642Sps 6560157642Sps /* The address of the integrated PHY on the MII bus. */ 6561207411Sdavidch int bce_phy_addr; 6562157642Sps 6563157642Sps /* The device handle for the MII bus child device. */ 6564207411Sdavidch device_t bce_miibus; 6565179771Sdavidch 6566218423Sdavidch /* Driver maintained RX chain pointers and byte counter. */ 6567207411Sdavidch u16 rx_prod; 6568207411Sdavidch u16 rx_cons; 6569189117Sdavidch 6570206268Sdavidch /* Counts the bytes used in the RX chain. */ 6571207411Sdavidch u32 rx_prod_bseq; 6572218423Sdavidch 6573218423Sdavidch /* Driver maintained TX chain pointers and byte counter. */ 6574207411Sdavidch u16 tx_prod; 6575207411Sdavidch u16 tx_cons; 6576206268Sdavidch 6577206268Sdavidch /* Counts the bytes used in the TX chain. */ 6578207411Sdavidch u32 tx_prod_bseq; 6579206268Sdavidch 6580218423Sdavidch /* Driver maintained PG chain pointers. */ 6581207411Sdavidch u16 pg_prod; 6582207411Sdavidch u16 pg_cons; 6583157642Sps 6584207411Sdavidch int bce_link_up; 6585218423Sdavidch struct callout bce_tick_callout; 6586218423Sdavidch struct callout bce_pulse_callout; 6587157642Sps 6588206268Sdavidch /* Ticks until chip reset */ 6589207411Sdavidch int watchdog_timer; 6590165933Sdelphij 6591157642Sps /* Frame size and mbuf allocation size for RX frames. */ 6592207411Sdavidch int rx_bd_mbuf_alloc_size; 6593207411Sdavidch int rx_bd_mbuf_data_len; 6594207411Sdavidch int rx_bd_mbuf_align_pad; 6595157642Sps 6596157642Sps /* Receive mode settings (i.e promiscuous, multicast, etc.). */ 6597207411Sdavidch u32 rx_mode; 6598157642Sps 6599157642Sps /* Bus tag for the bce controller. */ 6600157642Sps bus_dma_tag_t parent_tag; 6601157642Sps 6602157642Sps /* H/W maintained TX buffer descriptor chain structure. */ 6603218423Sdavidch int tx_pages; 6604157642Sps bus_dma_tag_t tx_bd_chain_tag; 6605218423Sdavidch bus_dmamap_t tx_bd_chain_map[MAX_TX_PAGES]; 6606218423Sdavidch struct tx_bd *tx_bd_chain[MAX_TX_PAGES]; 6607218423Sdavidch bus_addr_t tx_bd_chain_paddr[MAX_TX_PAGES]; 6608157642Sps 6609157642Sps /* H/W maintained RX buffer descriptor chain structure. */ 6610218423Sdavidch int rx_pages; 6611157642Sps bus_dma_tag_t rx_bd_chain_tag; 6612218423Sdavidch bus_dmamap_t rx_bd_chain_map[MAX_RX_PAGES]; 6613218423Sdavidch struct rx_bd *rx_bd_chain[MAX_RX_PAGES]; 6614218423Sdavidch bus_addr_t rx_bd_chain_paddr[MAX_RX_PAGES]; 6615157642Sps 6616178132Sdavidch /* H/W maintained page buffer descriptor chain structure. */ 6617218423Sdavidch int pg_pages; 6618176448Sdavidch bus_dma_tag_t pg_bd_chain_tag; 6619218423Sdavidch bus_dmamap_t pg_bd_chain_map[MAX_PG_PAGES]; 6620218423Sdavidch struct rx_bd *pg_bd_chain[MAX_PG_PAGES]; 6621218423Sdavidch bus_addr_t pg_bd_chain_paddr[MAX_PG_PAGES]; 6622176448Sdavidch 6623157642Sps /* H/W maintained status block. */ 6624157642Sps bus_dma_tag_t status_tag; 6625157642Sps bus_dmamap_t status_map; 6626206268Sdavidch struct status_block *status_block; 6627218423Sdavidch bus_addr_t status_block_paddr; 6628157642Sps 6629157642Sps /* Driver maintained status block values. */ 6630207411Sdavidch u16 last_status_idx; 6631207411Sdavidch u16 hw_rx_cons; 6632207411Sdavidch u16 hw_tx_cons; 6633157642Sps 6634157642Sps /* H/W maintained statistics block. */ 6635157642Sps bus_dma_tag_t stats_tag; 6636157642Sps bus_dmamap_t stats_map; 6637206268Sdavidch struct statistics_block *stats_block; 6638218423Sdavidch bus_addr_t stats_block_paddr; 6639157642Sps 6640179771Sdavidch /* H/W maintained context block. */ 6641218423Sdavidch int ctx_pages; 6642179771Sdavidch bus_dma_tag_t ctx_tag; 6643179771Sdavidch 6644206268Sdavidch /* BCM5709/16 use host memory for context. */ 6645206268Sdavidch bus_dmamap_t ctx_map[BCE_MAX_CONTEXT]; 6646218423Sdavidch void *ctx_block[BCE_MAX_CONTEXT]; 6647218423Sdavidch bus_addr_t ctx_paddr[BCE_MAX_CONTEXT]; 6648206268Sdavidch 6649157642Sps /* Bus tag for RX/TX mbufs. */ 6650157642Sps bus_dma_tag_t rx_mbuf_tag; 6651157642Sps bus_dma_tag_t tx_mbuf_tag; 6652176448Sdavidch bus_dma_tag_t pg_mbuf_tag; 6653157642Sps 6654157642Sps /* S/W maintained mbuf TX chain structure. */ 6655218423Sdavidch bus_dmamap_t tx_mbuf_map[MAX_TX_BD_AVAIL]; 6656218423Sdavidch struct mbuf *tx_mbuf_ptr[MAX_TX_BD_AVAIL]; 6657157642Sps 6658157642Sps /* S/W maintained mbuf RX chain structure. */ 6659218423Sdavidch bus_dmamap_t rx_mbuf_map[MAX_RX_BD_AVAIL]; 6660218423Sdavidch struct mbuf *rx_mbuf_ptr[MAX_RX_BD_AVAIL]; 6661157642Sps 6662176448Sdavidch /* S/W maintained mbuf page chain structure. */ 6663218423Sdavidch bus_dmamap_t pg_mbuf_map[MAX_PG_BD_AVAIL]; 6664218423Sdavidch struct mbuf *pg_mbuf_ptr[MAX_PG_BD_AVAIL]; 6665176448Sdavidch 6666176448Sdavidch /* Track the number of buffer descriptors in use. */ 6667207411Sdavidch u16 free_rx_bd; 6668207411Sdavidch u16 max_rx_bd; 6669207411Sdavidch u16 used_tx_bd; 6670207411Sdavidch u16 max_tx_bd; 6671207411Sdavidch u16 free_pg_bd; 6672207411Sdavidch u16 max_pg_bd; 6673157642Sps 6674157642Sps /* Provides access to hardware statistics through sysctl. */ 6675207411Sdavidch u64 stat_IfHCInOctets; 6676207411Sdavidch u64 stat_IfHCInBadOctets; 6677207411Sdavidch u64 stat_IfHCOutOctets; 6678207411Sdavidch u64 stat_IfHCOutBadOctets; 6679207411Sdavidch u64 stat_IfHCInUcastPkts; 6680207411Sdavidch u64 stat_IfHCInMulticastPkts; 6681207411Sdavidch u64 stat_IfHCInBroadcastPkts; 6682207411Sdavidch u64 stat_IfHCOutUcastPkts; 6683207411Sdavidch u64 stat_IfHCOutMulticastPkts; 6684207411Sdavidch u64 stat_IfHCOutBroadcastPkts; 6685157642Sps 6686207411Sdavidch u32 stat_emac_tx_stat_dot3statsinternalmactransmiterrors; 6687207411Sdavidch u32 stat_Dot3StatsCarrierSenseErrors; 6688207411Sdavidch u32 stat_Dot3StatsFCSErrors; 6689207411Sdavidch u32 stat_Dot3StatsAlignmentErrors; 6690207411Sdavidch u32 stat_Dot3StatsSingleCollisionFrames; 6691207411Sdavidch u32 stat_Dot3StatsMultipleCollisionFrames; 6692207411Sdavidch u32 stat_Dot3StatsDeferredTransmissions; 6693207411Sdavidch u32 stat_Dot3StatsExcessiveCollisions; 6694207411Sdavidch u32 stat_Dot3StatsLateCollisions; 6695207411Sdavidch u32 stat_EtherStatsCollisions; 6696207411Sdavidch u32 stat_EtherStatsFragments; 6697207411Sdavidch u32 stat_EtherStatsJabbers; 6698207411Sdavidch u32 stat_EtherStatsUndersizePkts; 6699207411Sdavidch u32 stat_EtherStatsOversizePkts; 6700207411Sdavidch u32 stat_EtherStatsPktsRx64Octets; 6701207411Sdavidch u32 stat_EtherStatsPktsRx65Octetsto127Octets; 6702207411Sdavidch u32 stat_EtherStatsPktsRx128Octetsto255Octets; 6703207411Sdavidch u32 stat_EtherStatsPktsRx256Octetsto511Octets; 6704207411Sdavidch u32 stat_EtherStatsPktsRx512Octetsto1023Octets; 6705207411Sdavidch u32 stat_EtherStatsPktsRx1024Octetsto1522Octets; 6706207411Sdavidch u32 stat_EtherStatsPktsRx1523Octetsto9022Octets; 6707207411Sdavidch u32 stat_EtherStatsPktsTx64Octets; 6708207411Sdavidch u32 stat_EtherStatsPktsTx65Octetsto127Octets; 6709207411Sdavidch u32 stat_EtherStatsPktsTx128Octetsto255Octets; 6710207411Sdavidch u32 stat_EtherStatsPktsTx256Octetsto511Octets; 6711207411Sdavidch u32 stat_EtherStatsPktsTx512Octetsto1023Octets; 6712207411Sdavidch u32 stat_EtherStatsPktsTx1024Octetsto1522Octets; 6713207411Sdavidch u32 stat_EtherStatsPktsTx1523Octetsto9022Octets; 6714207411Sdavidch u32 stat_XonPauseFramesReceived; 6715207411Sdavidch u32 stat_XoffPauseFramesReceived; 6716207411Sdavidch u32 stat_OutXonSent; 6717207411Sdavidch u32 stat_OutXoffSent; 6718207411Sdavidch u32 stat_FlowControlDone; 6719207411Sdavidch u32 stat_MacControlFramesReceived; 6720207411Sdavidch u32 stat_XoffStateEntered; 6721207411Sdavidch u32 stat_IfInFramesL2FilterDiscards; 6722207411Sdavidch u32 stat_IfInRuleCheckerDiscards; 6723207411Sdavidch u32 stat_IfInFTQDiscards; 6724207411Sdavidch u32 stat_IfInMBUFDiscards; 6725207411Sdavidch u32 stat_IfInRuleCheckerP4Hit; 6726207411Sdavidch u32 stat_CatchupInRuleCheckerDiscards; 6727207411Sdavidch u32 stat_CatchupInFTQDiscards; 6728207411Sdavidch u32 stat_CatchupInMBUFDiscards; 6729207411Sdavidch u32 stat_CatchupInRuleCheckerP4Hit; 6730170392Sdavidch 6731170392Sdavidch /* Provides access to certain firmware statistics. */ 6732207411Sdavidch u32 com_no_buffers; 6733157642Sps 6734189325Sdavidch /* Recoverable failure counters. */ 6735207411Sdavidch u32 mbuf_alloc_failed_count; 6736207411Sdavidch u32 mbuf_frag_count; 6737207411Sdavidch u32 unexpected_attention_count; 6738207411Sdavidch u32 l2fhdr_error_count; 6739207411Sdavidch u32 dma_map_addr_tx_failed_count; 6740207411Sdavidch u32 dma_map_addr_rx_failed_count; 6741171667Sdavidch 6742206268Sdavidch /* Host coalescing block command register */ 6743207411Sdavidch u32 hc_command; 6744206268Sdavidch 6745206268Sdavidch /* Bootcode state */ 6746207411Sdavidch u32 bc_state; 6747206268Sdavidch 6748189325Sdavidch#ifdef BCE_DEBUG 6749189325Sdavidch /* Simulated recoverable failure counters. */ 6750207411Sdavidch u32 mbuf_alloc_failed_sim_count; 6751207411Sdavidch u32 unexpected_attention_sim_count; 6752207411Sdavidch u32 l2fhdr_error_sim_count; 6753207411Sdavidch u32 dma_map_addr_failed_sim_count; 6754171667Sdavidch 6755157642Sps /* Track the number of enqueued mbufs. */ 6756207411Sdavidch int debug_tx_mbuf_alloc; 6757207411Sdavidch int debug_rx_mbuf_alloc; 6758207411Sdavidch int debug_pg_mbuf_alloc; 6759157642Sps 6760157642Sps /* Track how many and what type of interrupts are generated. */ 6761218423Sdavidch u64 interrupts_generated; 6762218423Sdavidch u64 interrupts_handled; 6763218423Sdavidch u64 interrupts_rx; 6764218423Sdavidch u64 interrupts_tx; 6765218423Sdavidch u64 phy_interrupts; 6766157642Sps 6767206268Sdavidch /* Lowest number of rx_bd's free. */ 6768218423Sdavidch u16 rx_low_watermark; 6769178132Sdavidch 6770206268Sdavidch /* Number of times the RX chain was empty. */ 6771218423Sdavidch u64 rx_empty_count; 6772206268Sdavidch 6773206268Sdavidch /* Lowest number of pages free. */ 6774218423Sdavidch u16 pg_low_watermark; 6775206268Sdavidch 6776206268Sdavidch /* Number of times the page chain was empty. */ 6777218423Sdavidch u64 pg_empty_count; 6778176448Sdavidch 6779206268Sdavidch /* Greatest number of tx_bd's used. */ 6780218423Sdavidch u16 tx_hi_watermark; 6781178132Sdavidch 6782206268Sdavidch /* Number of times the TX chain was full. */ 6783218423Sdavidch u64 tx_full_count; 6784206268Sdavidch 6785207411Sdavidch /* Number of TSO frames requested. */ 6786218423Sdavidch u64 tso_frames_requested; 6787207411Sdavidch 6788207411Sdavidch /* Number of TSO frames completed. */ 6789218423Sdavidch u64 tso_frames_completed; 6790207411Sdavidch 6791207411Sdavidch /* Number of TSO frames failed. */ 6792218423Sdavidch u64 tso_frames_failed; 6793207411Sdavidch 6794207411Sdavidch /* Number of IP checksum offload frames.*/ 6795218423Sdavidch u64 csum_offload_ip; 6796207411Sdavidch 6797207411Sdavidch /* Number of TCP/UDP checksum offload frames.*/ 6798218423Sdavidch u64 csum_offload_tcp_udp; 6799207411Sdavidch 6800207411Sdavidch /* Number of VLAN tagged frames received. */ 6801218423Sdavidch u64 vlan_tagged_frames_rcvd; 6802207411Sdavidch 6803207411Sdavidch /* Number of VLAN tagged frames stripped. */ 6804218423Sdavidch u64 vlan_tagged_frames_stripped; 6805218423Sdavidch 6806218423Sdavidch /* Number of split header frames received. */ 6807218423Sdavidch u64 split_header_frames_rcvd; 6808218423Sdavidch 6809218527Sdavidch /* Number of split header TCP frames received. */ 6810218423Sdavidch u64 split_header_tcp_frames_rcvd; 6811218527Sdavidch 6812218527Sdavidch /* Buffer with NVRAM contents for the NIC. */ 6813218527Sdavidch u8 *nvram_buf; 6814218423Sdavidch#endif /* BCE_DEBUG */ 6815157642Sps}; 6816157642Sps 6817189117Sdavidch#endif /* __BCEREG_H_DEFINED */ 6818