1/*- 2 * SPDX-License-Identifier: BSD-2-Clause-FreeBSD 3 * 4 * Copyright (c) 2009-2016 Solarflare Communications Inc. 5 * All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions are met: 9 * 10 * 1. Redistributions of source code must retain the above copyright notice, 11 * this list of conditions and the following disclaimer. 12 * 2. Redistributions in binary form must reproduce the above copyright notice, 13 * this list of conditions and the following disclaimer in the documentation 14 * and/or other materials provided with the distribution. 15 * 16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 17 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, 18 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 19 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR 20 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, 21 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, 22 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; 23 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 24 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR 25 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, 26 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 27 * 28 * The views and conclusions contained in the software and documentation are 29 * those of the authors and should not be interpreted as representing official 30 * policies, either expressed or implied, of the FreeBSD Project. 31 */ 32 33#include <sys/cdefs.h> 34__FBSDID("$FreeBSD$"); 35 36#include "efx.h" 37#include "efx_impl.h" 38 39#if EFSYS_OPT_SIENA 40 41 __checkReturn efx_rc_t 42siena_mac_poll( 43 __in efx_nic_t *enp, 44 __out efx_link_mode_t *link_modep) 45{ 46 efx_port_t *epp = &(enp->en_port); 47 siena_link_state_t sls; 48 efx_rc_t rc; 49 50 if ((rc = siena_phy_get_link(enp, &sls)) != 0) 51 goto fail1; 52 53 epp->ep_adv_cap_mask = sls.sls_adv_cap_mask; 54 epp->ep_fcntl = sls.sls_fcntl; 55 56 *link_modep = sls.sls_link_mode; 57 58 return (0); 59 60fail1: 61 EFSYS_PROBE1(fail1, efx_rc_t, rc); 62 63 *link_modep = EFX_LINK_UNKNOWN; 64 65 return (rc); 66} 67 68 __checkReturn efx_rc_t 69siena_mac_up( 70 __in efx_nic_t *enp, 71 __out boolean_t *mac_upp) 72{ 73 siena_link_state_t sls; 74 efx_rc_t rc; 75 76 /* 77 * Because Siena doesn't *require* polling, we can't rely on 78 * siena_mac_poll() being executed to populate epp->ep_mac_up. 79 */ 80 if ((rc = siena_phy_get_link(enp, &sls)) != 0) 81 goto fail1; 82 83 *mac_upp = sls.sls_mac_up; 84 85 return (0); 86 87fail1: 88 EFSYS_PROBE1(fail1, efx_rc_t, rc); 89 90 return (rc); 91} 92 93 __checkReturn efx_rc_t 94siena_mac_reconfigure( 95 __in efx_nic_t *enp) 96{ 97 efx_port_t *epp = &(enp->en_port); 98 efx_oword_t multicast_hash[2]; 99 efx_mcdi_req_t req; 100 EFX_MCDI_DECLARE_BUF(payload, 101 MAX(MC_CMD_SET_MAC_IN_LEN, MC_CMD_SET_MCAST_HASH_IN_LEN), 102 MAX(MC_CMD_SET_MAC_OUT_LEN, MC_CMD_SET_MCAST_HASH_OUT_LEN)); 103 104 unsigned int fcntl; 105 efx_rc_t rc; 106 107 req.emr_cmd = MC_CMD_SET_MAC; 108 req.emr_in_buf = payload; 109 req.emr_in_length = MC_CMD_SET_MAC_IN_LEN; 110 req.emr_out_buf = payload; 111 req.emr_out_length = MC_CMD_SET_MAC_OUT_LEN; 112 113 MCDI_IN_SET_DWORD(req, SET_MAC_IN_MTU, epp->ep_mac_pdu); 114 MCDI_IN_SET_DWORD(req, SET_MAC_IN_DRAIN, epp->ep_mac_drain ? 1 : 0); 115 EFX_MAC_ADDR_COPY(MCDI_IN2(req, uint8_t, SET_MAC_IN_ADDR), 116 epp->ep_mac_addr); 117 MCDI_IN_POPULATE_DWORD_2(req, SET_MAC_IN_REJECT, 118 SET_MAC_IN_REJECT_UNCST, !epp->ep_all_unicst, 119 SET_MAC_IN_REJECT_BRDCST, !epp->ep_brdcst); 120 121 if (epp->ep_fcntl_autoneg) 122 /* efx_fcntl_set() has already set the phy capabilities */ 123 fcntl = MC_CMD_FCNTL_AUTO; 124 else if (epp->ep_fcntl & EFX_FCNTL_RESPOND) 125 fcntl = (epp->ep_fcntl & EFX_FCNTL_GENERATE) 126 ? MC_CMD_FCNTL_BIDIR 127 : MC_CMD_FCNTL_RESPOND; 128 else 129 fcntl = MC_CMD_FCNTL_OFF; 130 131 MCDI_IN_SET_DWORD(req, SET_MAC_IN_FCNTL, fcntl); 132 133 efx_mcdi_execute(enp, &req); 134 135 if (req.emr_rc != 0) { 136 rc = req.emr_rc; 137 goto fail1; 138 } 139 140 /* Push multicast hash */ 141 142 if (epp->ep_all_mulcst) { 143 /* A hash matching all multicast is all 1s */ 144 EFX_SET_OWORD(multicast_hash[0]); 145 EFX_SET_OWORD(multicast_hash[1]); 146 } else if (epp->ep_mulcst) { 147 /* Use the hash set by the multicast list */ 148 multicast_hash[0] = epp->ep_multicst_hash[0]; 149 multicast_hash[1] = epp->ep_multicst_hash[1]; 150 } else { 151 /* A hash matching no traffic is simply 0 */ 152 EFX_ZERO_OWORD(multicast_hash[0]); 153 EFX_ZERO_OWORD(multicast_hash[1]); 154 } 155 156 /* 157 * Broadcast packets go through the multicast hash filter. 158 * The IEEE 802.3 CRC32 of the broadcast address is 0xbe2612ff 159 * so we always add bit 0xff to the mask (bit 0x7f in the 160 * second octword). 161 */ 162 if (epp->ep_brdcst) { 163 /* 164 * NOTE: due to constant folding, some of this evaluates 165 * to null expressions, giving E_EXPR_NULL_EFFECT during 166 * lint on Illumos. No good way to fix this without 167 * explicit coding the individual word/bit setting. 168 * So just suppress lint for this one line. 169 */ 170 /* LINTED */ 171 EFX_SET_OWORD_BIT(multicast_hash[1], 0x7f); 172 } 173 174 (void) memset(payload, 0, sizeof (payload)); 175 req.emr_cmd = MC_CMD_SET_MCAST_HASH; 176 req.emr_in_buf = payload; 177 req.emr_in_length = MC_CMD_SET_MCAST_HASH_IN_LEN; 178 req.emr_out_buf = payload; 179 req.emr_out_length = MC_CMD_SET_MCAST_HASH_OUT_LEN; 180 181 memcpy(MCDI_IN2(req, uint8_t, SET_MCAST_HASH_IN_HASH0), 182 multicast_hash, sizeof (multicast_hash)); 183 184 efx_mcdi_execute(enp, &req); 185 186 if (req.emr_rc != 0) { 187 rc = req.emr_rc; 188 goto fail2; 189 } 190 191 return (0); 192 193fail2: 194 EFSYS_PROBE(fail2); 195fail1: 196 EFSYS_PROBE1(fail1, efx_rc_t, rc); 197 198 return (rc); 199} 200 201#if EFSYS_OPT_LOOPBACK 202 203 __checkReturn efx_rc_t 204siena_mac_loopback_set( 205 __in efx_nic_t *enp, 206 __in efx_link_mode_t link_mode, 207 __in efx_loopback_type_t loopback_type) 208{ 209 efx_port_t *epp = &(enp->en_port); 210 const efx_phy_ops_t *epop = epp->ep_epop; 211 efx_loopback_type_t old_loopback_type; 212 efx_link_mode_t old_loopback_link_mode; 213 efx_rc_t rc; 214 215 /* The PHY object handles this on Siena */ 216 old_loopback_type = epp->ep_loopback_type; 217 old_loopback_link_mode = epp->ep_loopback_link_mode; 218 epp->ep_loopback_type = loopback_type; 219 epp->ep_loopback_link_mode = link_mode; 220 221 if ((rc = epop->epo_reconfigure(enp)) != 0) 222 goto fail1; 223 224 return (0); 225 226fail1: 227 EFSYS_PROBE1(fail1, efx_rc_t, rc); 228 229 epp->ep_loopback_type = old_loopback_type; 230 epp->ep_loopback_link_mode = old_loopback_link_mode; 231 232 return (rc); 233} 234 235#endif /* EFSYS_OPT_LOOPBACK */ 236 237#if EFSYS_OPT_MAC_STATS 238 239 __checkReturn efx_rc_t 240siena_mac_stats_get_mask( 241 __in efx_nic_t *enp, 242 __inout_bcount(mask_size) uint32_t *maskp, 243 __in size_t mask_size) 244{ 245 const struct efx_mac_stats_range siena_stats[] = { 246 { EFX_MAC_RX_OCTETS, EFX_MAC_RX_GE_15XX_PKTS }, 247 /* EFX_MAC_RX_ERRORS is not supported */ 248 { EFX_MAC_RX_FCS_ERRORS, EFX_MAC_TX_EX_DEF_PKTS }, 249 }; 250 efx_rc_t rc; 251 252 _NOTE(ARGUNUSED(enp)) 253 254 if ((rc = efx_mac_stats_mask_add_ranges(maskp, mask_size, 255 siena_stats, EFX_ARRAY_SIZE(siena_stats))) != 0) 256 goto fail1; 257 258 return (0); 259 260fail1: 261 EFSYS_PROBE1(fail1, efx_rc_t, rc); 262 263 return (rc); 264} 265 266#define SIENA_MAC_STAT_READ(_esmp, _field, _eqp) \ 267 EFSYS_MEM_READQ((_esmp), (_field) * sizeof (efx_qword_t), _eqp) 268 269 __checkReturn efx_rc_t 270siena_mac_stats_update( 271 __in efx_nic_t *enp, 272 __in efsys_mem_t *esmp, 273 __inout_ecount(EFX_MAC_NSTATS) efsys_stat_t *stat, 274 __inout_opt uint32_t *generationp) 275{ 276 efx_qword_t value; 277 efx_qword_t generation_start; 278 efx_qword_t generation_end; 279 280 _NOTE(ARGUNUSED(enp)) 281 282 /* Read END first so we don't race with the MC */ 283 EFSYS_DMA_SYNC_FOR_KERNEL(esmp, 0, EFX_MAC_STATS_SIZE); 284 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_GENERATION_END, 285 &generation_end); 286 EFSYS_MEM_READ_BARRIER(); 287 288 /* TX */ 289 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PKTS, &value); 290 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value); 291 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_CONTROL_PKTS, &value); 292 EFSYS_STAT_SUBR_QWORD(&(stat[EFX_MAC_TX_PKTS]), &value); 293 294 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_PAUSE_PKTS, &value); 295 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_PAUSE_PKTS]), &value); 296 297 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_UNICAST_PKTS, &value); 298 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_UNICST_PKTS]), &value); 299 300 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_MULTICAST_PKTS, &value); 301 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_MULTICST_PKTS]), &value); 302 303 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_BROADCAST_PKTS, &value); 304 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_BRDCST_PKTS]), &value); 305 306 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_BYTES, &value); 307 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_OCTETS]), &value); 308 309 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_LT64_PKTS, &value); 310 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_LE_64_PKTS]), &value); 311 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_64_PKTS, &value); 312 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_TX_LE_64_PKTS]), &value); 313 314 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_65_TO_127_PKTS, &value); 315 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_65_TO_127_PKTS]), &value); 316 317 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_128_TO_255_PKTS, &value); 318 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_128_TO_255_PKTS]), &value); 319 320 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_256_TO_511_PKTS, &value); 321 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_256_TO_511_PKTS]), &value); 322 323 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_512_TO_1023_PKTS, &value); 324 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_512_TO_1023_PKTS]), &value); 325 326 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_1024_TO_15XX_PKTS, &value); 327 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_1024_TO_15XX_PKTS]), &value); 328 329 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_15XX_TO_JUMBO_PKTS, &value); 330 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_GE_15XX_PKTS]), &value); 331 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_GTJUMBO_PKTS, &value); 332 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_TX_GE_15XX_PKTS]), &value); 333 334 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_BAD_FCS_PKTS, &value); 335 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_ERRORS]), &value); 336 337 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_SINGLE_COLLISION_PKTS, &value); 338 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_SGL_COL_PKTS]), &value); 339 340 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_MULTIPLE_COLLISION_PKTS, 341 &value); 342 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_MULT_COL_PKTS]), &value); 343 344 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_EXCESSIVE_COLLISION_PKTS, 345 &value); 346 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_EX_COL_PKTS]), &value); 347 348 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_LATE_COLLISION_PKTS, &value); 349 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_LATE_COL_PKTS]), &value); 350 351 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_DEFERRED_PKTS, &value); 352 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_DEF_PKTS]), &value); 353 354 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_TX_EXCESSIVE_DEFERRED_PKTS, 355 &value); 356 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_TX_EX_DEF_PKTS]), &value); 357 358 /* RX */ 359 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_BYTES, &value); 360 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_OCTETS]), &value); 361 362 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_PKTS, &value); 363 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_PKTS]), &value); 364 365 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_UNICAST_PKTS, &value); 366 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_UNICST_PKTS]), &value); 367 368 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_MULTICAST_PKTS, &value); 369 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_MULTICST_PKTS]), &value); 370 371 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_BROADCAST_PKTS, &value); 372 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_BRDCST_PKTS]), &value); 373 374 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_PAUSE_PKTS, &value); 375 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_PAUSE_PKTS]), &value); 376 377 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_UNDERSIZE_PKTS, &value); 378 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_LE_64_PKTS]), &value); 379 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_64_PKTS, &value); 380 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_RX_LE_64_PKTS]), &value); 381 382 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_65_TO_127_PKTS, &value); 383 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_65_TO_127_PKTS]), &value); 384 385 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_128_TO_255_PKTS, &value); 386 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_128_TO_255_PKTS]), &value); 387 388 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_256_TO_511_PKTS, &value); 389 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_256_TO_511_PKTS]), &value); 390 391 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_512_TO_1023_PKTS, &value); 392 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_512_TO_1023_PKTS]), &value); 393 394 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_1024_TO_15XX_PKTS, &value); 395 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_1024_TO_15XX_PKTS]), &value); 396 397 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_15XX_TO_JUMBO_PKTS, &value); 398 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_GE_15XX_PKTS]), &value); 399 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_GTJUMBO_PKTS, &value); 400 EFSYS_STAT_INCR_QWORD(&(stat[EFX_MAC_RX_GE_15XX_PKTS]), &value); 401 402 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_BAD_FCS_PKTS, &value); 403 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_FCS_ERRORS]), &value); 404 405 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_OVERFLOW_PKTS, &value); 406 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_DROP_EVENTS]), &value); 407 408 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_FALSE_CARRIER_PKTS, &value); 409 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_FALSE_CARRIER_ERRORS]), &value); 410 411 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_SYMBOL_ERROR_PKTS, &value); 412 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_SYMBOL_ERRORS]), &value); 413 414 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_ALIGN_ERROR_PKTS, &value); 415 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_ALIGN_ERRORS]), &value); 416 417 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_INTERNAL_ERROR_PKTS, &value); 418 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_INTERNAL_ERRORS]), &value); 419 420 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_JABBER_PKTS, &value); 421 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_JABBER_PKTS]), &value); 422 423 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES01_CHAR_ERR, &value); 424 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE0_CHAR_ERR]), 425 &(value.eq_dword[0])); 426 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE1_CHAR_ERR]), 427 &(value.eq_dword[1])); 428 429 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES23_CHAR_ERR, &value); 430 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE2_CHAR_ERR]), 431 &(value.eq_dword[0])); 432 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE3_CHAR_ERR]), 433 &(value.eq_dword[1])); 434 435 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES01_DISP_ERR, &value); 436 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE0_DISP_ERR]), 437 &(value.eq_dword[0])); 438 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE1_DISP_ERR]), 439 &(value.eq_dword[1])); 440 441 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_LANES23_DISP_ERR, &value); 442 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE2_DISP_ERR]), 443 &(value.eq_dword[0])); 444 EFSYS_STAT_SET_DWORD(&(stat[EFX_MAC_RX_LANE3_DISP_ERR]), 445 &(value.eq_dword[1])); 446 447 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_MATCH_FAULT, &value); 448 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_MATCH_FAULT]), &value); 449 450 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_RX_NODESC_DROPS, &value); 451 EFSYS_STAT_SET_QWORD(&(stat[EFX_MAC_RX_NODESC_DROP_CNT]), &value); 452 453 EFSYS_DMA_SYNC_FOR_KERNEL(esmp, 0, EFX_MAC_STATS_SIZE); 454 EFSYS_MEM_READ_BARRIER(); 455 SIENA_MAC_STAT_READ(esmp, MC_CMD_MAC_GENERATION_START, 456 &generation_start); 457 458 /* Check that we didn't read the stats in the middle of a DMA */ 459 /* Not a good enough check ? */ 460 if (memcmp(&generation_start, &generation_end, 461 sizeof (generation_start))) 462 return (EAGAIN); 463 464 if (generationp) 465 *generationp = EFX_QWORD_FIELD(generation_start, EFX_DWORD_0); 466 467 return (0); 468} 469 470#endif /* EFSYS_OPT_MAC_STATS */ 471 472 __checkReturn efx_rc_t 473siena_mac_pdu_get( 474 __in efx_nic_t *enp, 475 __out size_t *pdu) 476{ 477 return (ENOTSUP); 478} 479 480#endif /* EFSYS_OPT_SIENA */ 481