ixgbe_dcb_82598.h revision 280182 
1169689Skan/******************************************************************************
2169689Skan
3169689Skan  Copyright (c) 2001-2014, Intel Corporation
4169689Skan  All rights reserved.
5169689Skan
6169689Skan  Redistribution and use in source and binary forms, with or without
7169689Skan  modification, are permitted provided that the following conditions are met:
8169689Skan
9169689Skan   1. Redistributions of source code must retain the above copyright notice,
10169689Skan      this list of conditions and the following disclaimer.
11169689Skan
12169689Skan   2. Redistributions in binary form must reproduce the above copyright
13169689Skan      notice, this list of conditions and the following disclaimer in the
14169689Skan      documentation and/or other materials provided with the distribution.
15169689Skan
16169689Skan   3. Neither the name of the Intel Corporation nor the names of its
17169689Skan      contributors may be used to endorse or promote products derived from
18169689Skan      this software without specific prior written permission.
19169689Skan
20169689Skan  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21169689Skan  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22169689Skan  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23169689Skan  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24169689Skan  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25169689Skan  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26169689Skan  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27169689Skan  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28169689Skan  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29169689Skan  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30169689Skan  POSSIBILITY OF SUCH DAMAGE.
31169689Skan
32169689Skan******************************************************************************/
33169689Skan/*$FreeBSD: head/sys/dev/ixgbe/ixgbe_dcb_82598.h 280182 2015-03-17 18:32:28Z jfv $*/
34169689Skan
35169689Skan#ifndef _IXGBE_DCB_82598_H_
36#define _IXGBE_DCB_82598_H_
37
38/* DCB register definitions */
39
40#define IXGBE_DPMCS_MTSOS_SHIFT	16
41#define IXGBE_DPMCS_TDPAC	0x00000001 /* 0 Round Robin,
42					    * 1 DFP - Deficit Fixed Priority */
43#define IXGBE_DPMCS_TRM		0x00000010 /* Transmit Recycle Mode */
44#define IXGBE_DPMCS_ARBDIS	0x00000040 /* DCB arbiter disable */
45#define IXGBE_DPMCS_TSOEF	0x00080000 /* TSO Expand Factor: 0=x4, 1=x2 */
46
47#define IXGBE_RUPPBMR_MQA	0x80000000 /* Enable UP to queue mapping */
48
49#define IXGBE_RT2CR_MCL_SHIFT	12 /* Offset to Max Credit Limit setting */
50#define IXGBE_RT2CR_LSP		0x80000000 /* LSP enable bit */
51
52#define IXGBE_RDRXCTL_MPBEN	0x00000010 /* DMA config for multiple packet
53					    * buffers enable */
54#define IXGBE_RDRXCTL_MCEN	0x00000040 /* DMA config for multiple cores
55					    * (RSS) enable */
56
57#define IXGBE_TDTQ2TCCR_MCL_SHIFT	12
58#define IXGBE_TDTQ2TCCR_BWG_SHIFT	9
59#define IXGBE_TDTQ2TCCR_GSP	0x40000000
60#define IXGBE_TDTQ2TCCR_LSP	0x80000000
61
62#define IXGBE_TDPT2TCCR_MCL_SHIFT	12
63#define IXGBE_TDPT2TCCR_BWG_SHIFT	9
64#define IXGBE_TDPT2TCCR_GSP	0x40000000
65#define IXGBE_TDPT2TCCR_LSP	0x80000000
66
67#define IXGBE_PDPMCS_TPPAC	0x00000020 /* 0 Round Robin,
68					    * 1 DFP - Deficit Fixed Priority */
69#define IXGBE_PDPMCS_ARBDIS	0x00000040 /* Arbiter disable */
70#define IXGBE_PDPMCS_TRM	0x00000100 /* Transmit Recycle Mode enable */
71
72#define IXGBE_DTXCTL_ENDBUBD	0x00000004 /* Enable DBU buffer division */
73
74#define IXGBE_TXPBSIZE_40KB	0x0000A000 /* 40KB Packet Buffer */
75#define IXGBE_RXPBSIZE_48KB	0x0000C000 /* 48KB Packet Buffer */
76#define IXGBE_RXPBSIZE_64KB	0x00010000 /* 64KB Packet Buffer */
77#define IXGBE_RXPBSIZE_80KB	0x00014000 /* 80KB Packet Buffer */
78
79/* DCB driver APIs */
80
81/* DCB PFC */
82s32 ixgbe_dcb_config_pfc_82598(struct ixgbe_hw *, u8);
83
84/* DCB stats */
85s32 ixgbe_dcb_config_tc_stats_82598(struct ixgbe_hw *);
86s32 ixgbe_dcb_get_tc_stats_82598(struct ixgbe_hw *,
87				 struct ixgbe_hw_stats *, u8);
88s32 ixgbe_dcb_get_pfc_stats_82598(struct ixgbe_hw *,
89				  struct ixgbe_hw_stats *, u8);
90
91/* DCB config arbiters */
92s32 ixgbe_dcb_config_tx_desc_arbiter_82598(struct ixgbe_hw *, u16 *, u16 *,
93					   u8 *, u8 *);
94s32 ixgbe_dcb_config_tx_data_arbiter_82598(struct ixgbe_hw *, u16 *, u16 *,
95					   u8 *, u8 *);
96s32 ixgbe_dcb_config_rx_arbiter_82598(struct ixgbe_hw *, u16 *, u16 *, u8 *);
97
98/* DCB initialization */
99s32 ixgbe_dcb_hw_config_82598(struct ixgbe_hw *, int, u16 *, u16 *, u8 *, u8 *);
100#endif /* _IXGBE_DCB_82958_H_ */
101