e1000_80003es2lan.h revision 169240 
1/*******************************************************************************
2
3  Copyright (c) 2001-2007, Intel Corporation
4  All rights reserved.
5
6  Redistribution and use in source and binary forms, with or without
7  modification, are permitted provided that the following conditions are met:
8
9   1. Redistributions of source code must retain the above copyright notice,
10      this list of conditions and the following disclaimer.
11
12   2. Redistributions in binary form must reproduce the above copyright
13      notice, this list of conditions and the following disclaimer in the
14      documentation and/or other materials provided with the distribution.
15
16   3. Neither the name of the Intel Corporation nor the names of its
17      contributors may be used to endorse or promote products derived from
18      this software without specific prior written permission.
19
20  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
21  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
22  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
23  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
24  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
25  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
26  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
27  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
28  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
29  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
30  POSSIBILITY OF SUCH DAMAGE.
31
32*******************************************************************************/
33$FreeBSD: head/sys/dev/em/e1000_80003es2lan.h 169240 2007-05-04 00:00:12Z jfv $
34
35
36#ifndef _E1000_80003ES2LAN_H_
37#define _E1000_80003ES2LAN_H_
38
39#include "e1000_api.h"
40
41#define E1000_KMRNCTRLSTA_OFFSET_FIFO_CTRL       0x00
42#define E1000_KMRNCTRLSTA_OFFSET_INB_CTRL        0x02
43#define E1000_KMRNCTRLSTA_OFFSET_HD_CTRL         0x10
44
45#define E1000_KMRNCTRLSTA_FIFO_CTRL_RX_BYPASS    0x0008
46#define E1000_KMRNCTRLSTA_FIFO_CTRL_TX_BYPASS    0x0800
47#define E1000_KMRNCTRLSTA_INB_CTRL_DIS_PADDING   0x0010
48
49#define E1000_KMRNCTRLSTA_HD_CTRL_10_100_DEFAULT 0x0004
50#define E1000_KMRNCTRLSTA_HD_CTRL_1000_DEFAULT   0x0000
51
52#define E1000_TCTL_EXT_GCEX_MASK 0x000FFC00 /* Gigabit Carry Extend Padding */
53#define DEFAULT_TCTL_EXT_GCEX_80003ES2LAN 0x00010000
54
55#define DEFAULT_TIPG_IPGT_1000_80003ES2LAN   0x8
56#define DEFAULT_TIPG_IPGT_10_100_80003ES2LAN 0x9
57
58/* GG82563 PHY Specific Status Register (Page 0, Register 16 */
59#define GG82563_PSCR_POLARITY_REVERSAL_DISABLE  0x0002 /* 1=Reversal Disabled */
60#define GG82563_PSCR_CROSSOVER_MODE_MASK        0x0060
61#define GG82563_PSCR_CROSSOVER_MODE_MDI         0x0000 /* 00=Manual MDI */
62#define GG82563_PSCR_CROSSOVER_MODE_MDIX        0x0020 /* 01=Manual MDIX */
63#define GG82563_PSCR_CROSSOVER_MODE_AUTO        0x0060 /* 11=Auto crossover */
64
65/* PHY Specific Control Register 2 (Page 0, Register 26) */
66#define GG82563_PSCR2_REVERSE_AUTO_NEG              0x2000
67                                                /* 1=Reverse Auto-Negotiation */
68
69/* MAC Specific Control Register (Page 2, Register 21) */
70/* Tx clock speed for Link Down and 1000BASE-T for the following speeds */
71#define GG82563_MSCR_TX_CLK_MASK                    0x0007
72#define GG82563_MSCR_TX_CLK_10MBPS_2_5              0x0004
73#define GG82563_MSCR_TX_CLK_100MBPS_25              0x0005
74#define GG82563_MSCR_TX_CLK_1000MBPS_2_5            0x0006
75#define GG82563_MSCR_TX_CLK_1000MBPS_25             0x0007
76
77#define GG82563_MSCR_ASSERT_CRS_ON_TX               0x0010 /* 1=Assert */
78
79/* DSP Distance Register (Page 5, Register 26) */
80#define GG82563_DSPD_CABLE_LENGTH               0x0007 /* 0 = <50M;
81                                                          1 = 50-80M;
82                                                          2 = 80-110M;
83                                                          3 = 110-140M;
84                                                          4 = >140M */
85
86/* Kumeran Mode Control Register (Page 193, Register 16) */
87#define GG82563_KMCR_PASS_FALSE_CARRIER             0x0800
88
89/* Power Management Control Register (Page 193, Register 20) */
90#define GG82563_PMCR_ENABLE_ELECTRICAL_IDLE         0x0001
91                                           /* 1=Enable SERDES Electrical Idle */
92
93/* In-Band Control Register (Page 194, Register 18) */
94#define GG82563_ICR_DIS_PADDING                     0x0010 /* Disable Padding */
95
96#endif
97