radeon_drv.h revision 195501
1152909Sanholt/* radeon_drv.h -- Private header for radeon driver -*- linux-c -*- 2152909Sanholt * 395584Sanholt * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas. 495584Sanholt * Copyright 2000 VA Linux Systems, Inc., Fremont, California. 595584Sanholt * All rights reserved. 695584Sanholt * 795584Sanholt * Permission is hereby granted, free of charge, to any person obtaining a 895584Sanholt * copy of this software and associated documentation files (the "Software"), 995584Sanholt * to deal in the Software without restriction, including without limitation 1095584Sanholt * the rights to use, copy, modify, merge, publish, distribute, sublicense, 1195584Sanholt * and/or sell copies of the Software, and to permit persons to whom the 1295584Sanholt * Software is furnished to do so, subject to the following conditions: 1395584Sanholt * 1495584Sanholt * The above copyright notice and this permission notice (including the next 1595584Sanholt * paragraph) shall be included in all copies or substantial portions of the 1695584Sanholt * Software. 1795584Sanholt * 1895584Sanholt * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 1995584Sanholt * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 2095584Sanholt * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 2195584Sanholt * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR 2295584Sanholt * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 2395584Sanholt * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER 2495584Sanholt * DEALINGS IN THE SOFTWARE. 2595584Sanholt * 2695584Sanholt * Authors: 2795584Sanholt * Kevin E. Martin <martin@valinux.com> 2895584Sanholt * Gareth Hughes <gareth@valinux.com> 2995584Sanholt */ 3095584Sanholt 31152909Sanholt#include <sys/cdefs.h> 32152909Sanholt__FBSDID("$FreeBSD: head/sys/dev/drm/radeon_drv.h 195501 2009-07-09 16:39:28Z rnoland $"); 33152909Sanholt 3495584Sanholt#ifndef __RADEON_DRV_H__ 3595584Sanholt#define __RADEON_DRV_H__ 3695584Sanholt 37145132Sanholt/* General customization: 38145132Sanholt */ 39145132Sanholt 40145132Sanholt#define DRIVER_AUTHOR "Gareth Hughes, Keith Whitwell, others." 41145132Sanholt 42145132Sanholt#define DRIVER_NAME "radeon" 43145132Sanholt#define DRIVER_DESC "ATI Radeon" 44189499Srnoland#define DRIVER_DATE "20080528" 45145132Sanholt 46145132Sanholt/* Interface history: 47145132Sanholt * 48145132Sanholt * 1.1 - ?? 49145132Sanholt * 1.2 - Add vertex2 ioctl (keith) 50145132Sanholt * - Add stencil capability to clear ioctl (gareth, keith) 51145132Sanholt * - Increase MAX_TEXTURE_LEVELS (brian) 52145132Sanholt * 1.3 - Add cmdbuf ioctl (keith) 53145132Sanholt * - Add support for new radeon packets (keith) 54145132Sanholt * - Add getparam ioctl (keith) 55145132Sanholt * - Add flip-buffers ioctl, deprecate fullscreen foo (keith). 56145132Sanholt * 1.4 - Add scratch registers to get_param ioctl. 57145132Sanholt * 1.5 - Add r200 packets to cmdbuf ioctl 58145132Sanholt * - Add r200 function to init ioctl 59145132Sanholt * - Add 'scalar2' instruction to cmdbuf 60145132Sanholt * 1.6 - Add static GART memory manager 61145132Sanholt * Add irq handler (won't be turned on unless X server knows to) 62145132Sanholt * Add irq ioctls and irq_active getparam. 63145132Sanholt * Add wait command for cmdbuf ioctl 64145132Sanholt * Add GART offset query for getparam 65145132Sanholt * 1.7 - Add support for cube map registers: R200_PP_CUBIC_FACES_[0..5] 66145132Sanholt * and R200_PP_CUBIC_OFFSET_F1_[0..5]. 67145132Sanholt * Added packets R200_EMIT_PP_CUBIC_FACES_[0..5] and 68145132Sanholt * R200_EMIT_PP_CUBIC_OFFSETS_[0..5]. (brian) 69145132Sanholt * 1.8 - Remove need to call cleanup ioctls on last client exit (keith) 70145132Sanholt * Add 'GET' queries for starting additional clients on different VT's. 71145132Sanholt * 1.9 - Add DRM_IOCTL_RADEON_CP_RESUME ioctl. 72145132Sanholt * Add texture rectangle support for r100. 73145132Sanholt * 1.10- Add SETPARAM ioctl; first parameter to set is FB_LOCATION, which 74145132Sanholt * clients use to tell the DRM where they think the framebuffer is 75145132Sanholt * located in the card's address space 76145132Sanholt * 1.11- Add packet R200_EMIT_RB3D_BLENDCOLOR to support GL_EXT_blend_color 77145132Sanholt * and GL_EXT_blend_[func|equation]_separate on r200 78145132Sanholt * 1.12- Add R300 CP microcode support - this just loads the CP on r300 79145132Sanholt * (No 3D support yet - just microcode loading). 80145132Sanholt * 1.13- Add packet R200_EMIT_TCL_POINT_SPRITE_CNTL for ARB_point_parameters 81145132Sanholt * - Add hyperz support, add hyperz flags to clear ioctl. 82145132Sanholt * 1.14- Add support for color tiling 83145132Sanholt * - Add R100/R200 surface allocation/free support 84145132Sanholt * 1.15- Add support for texture micro tiling 85145132Sanholt * - Add support for r100 cube maps 86145132Sanholt * 1.16- Add R200_EMIT_PP_TRI_PERF_CNTL packet to support brilinear 87145132Sanholt * texture filtering on r200 88152909Sanholt * 1.17- Add initial support for R300 (3D). 89157617Sanholt * 1.18- Add support for GL_ATI_fragment_shader, new packets 90157617Sanholt * R200_EMIT_PP_AFS_0/1, R200_EMIT_PP_TXCTLALL_0-5 (replaces 91157617Sanholt * R200_EMIT_PP_TXFILTER_0-5, 2 more regs) and R200_EMIT_ATF_TFACTOR 92157617Sanholt * (replaces R200_EMIT_TFACTOR_0 (8 consts instead of 6) 93152909Sanholt * 1.19- Add support for gart table in FB memory and PCIE r300 94157617Sanholt * 1.20- Add support for r300 texrect 95157617Sanholt * 1.21- Add support for card type getparam 96157617Sanholt * 1.22- Add support for texture cache flushes (R300_TX_CNTL) 97157617Sanholt * 1.23- Add new radeon memory map work from benh 98157617Sanholt * 1.24- Add general-purpose packet for manipulating scratch registers (r300) 99162132Sanholt * 1.25- Add support for r200 vertex programs (R200_EMIT_VAP_PVS_CNTL, 100162132Sanholt * new packet type) 101182080Srnoland * 1.26- Add support for variable size PCI(E) gart aperture 102182080Srnoland * 1.27- Add support for IGP GART 103182080Srnoland * 1.28- Add support for VBL on CRTC2 104182080Srnoland * 1.29- R500 3D cmd buffer support 105145132Sanholt */ 106145132Sanholt#define DRIVER_MAJOR 1 107182080Srnoland#define DRIVER_MINOR 29 108145132Sanholt#define DRIVER_PATCHLEVEL 0 109145132Sanholt 110157617Sanholt/* 111157617Sanholt * Radeon chip families 112157617Sanholt */ 113145132Sanholtenum radeon_family { 114145132Sanholt CHIP_R100, 115157617Sanholt CHIP_RV100, 116145132Sanholt CHIP_RS100, 117152909Sanholt CHIP_RV200, 118157617Sanholt CHIP_RS200, 119145132Sanholt CHIP_R200, 120145132Sanholt CHIP_RV250, 121157617Sanholt CHIP_RS300, 122145132Sanholt CHIP_RV280, 123145132Sanholt CHIP_R300, 124148211Sanholt CHIP_R350, 125145132Sanholt CHIP_RV350, 126157617Sanholt CHIP_RV380, 127148211Sanholt CHIP_R420, 128183830Srnoland CHIP_R423, 129157617Sanholt CHIP_RV410, 130157617Sanholt CHIP_RS400, 131182080Srnoland CHIP_RS480, 132189499Srnoland CHIP_RS600, 133182080Srnoland CHIP_RS690, 134183828Srnoland CHIP_RS740, 135182080Srnoland CHIP_RV515, 136182080Srnoland CHIP_R520, 137182080Srnoland CHIP_RV530, 138182080Srnoland CHIP_RV560, 139182080Srnoland CHIP_RV570, 140182080Srnoland CHIP_R580, 141189499Srnoland CHIP_R600, 142189499Srnoland CHIP_RV610, 143189499Srnoland CHIP_RV630, 144189499Srnoland CHIP_RV620, 145189499Srnoland CHIP_RV635, 146189499Srnoland CHIP_RV670, 147189499Srnoland CHIP_RS780, 148189499Srnoland CHIP_RV770, 149195501Srnoland CHIP_RV740, 150189499Srnoland CHIP_RV730, 151189499Srnoland CHIP_RV710, 152145132Sanholt CHIP_LAST, 153145132Sanholt}; 154145132Sanholt 155189499Srnolandenum radeon_cp_microcode_version { 156189499Srnoland UCODE_R100, 157189499Srnoland UCODE_R200, 158189499Srnoland UCODE_R300, 159189499Srnoland}; 160189499Srnoland 161145132Sanholt/* 162145132Sanholt * Chip flags 163145132Sanholt */ 164145132Sanholtenum radeon_chip_flags { 165182080Srnoland RADEON_FAMILY_MASK = 0x0000ffffUL, 166182080Srnoland RADEON_FLAGS_MASK = 0xffff0000UL, 167182080Srnoland RADEON_IS_MOBILITY = 0x00010000UL, 168182080Srnoland RADEON_IS_IGP = 0x00020000UL, 169182080Srnoland RADEON_SINGLE_CRTC = 0x00040000UL, 170182080Srnoland RADEON_IS_AGP = 0x00080000UL, 171182080Srnoland RADEON_HAS_HIERZ = 0x00100000UL, 172182080Srnoland RADEON_IS_PCIE = 0x00200000UL, 173182080Srnoland RADEON_NEW_MEMMAP = 0x00400000UL, 174182080Srnoland RADEON_IS_PCI = 0x00800000UL, 175182080Srnoland RADEON_IS_IGPGART = 0x01000000UL, 176145132Sanholt}; 177145132Sanholt 17895584Sanholttypedef struct drm_radeon_freelist { 179145132Sanholt unsigned int age; 180182080Srnoland struct drm_buf *buf; 181145132Sanholt struct drm_radeon_freelist *next; 182145132Sanholt struct drm_radeon_freelist *prev; 18395584Sanholt} drm_radeon_freelist_t; 18495584Sanholt 18595584Sanholttypedef struct drm_radeon_ring_buffer { 18695584Sanholt u32 *start; 18795584Sanholt u32 *end; 188189499Srnoland int size; 189189499Srnoland int size_l2qw; 19095584Sanholt 191182080Srnoland int rptr_update; /* Double Words */ 192182080Srnoland int rptr_update_l2qw; /* log2 Quad Words */ 193182080Srnoland 194182080Srnoland int fetch_size; /* Double Words */ 195182080Srnoland int fetch_size_l2ow; /* log2 Oct Words */ 196182080Srnoland 19795584Sanholt u32 tail; 19895584Sanholt u32 tail_mask; 19995584Sanholt int space; 20095584Sanholt 20195584Sanholt int high_mark; 20295584Sanholt} drm_radeon_ring_buffer_t; 20395584Sanholt 20495584Sanholttypedef struct drm_radeon_depth_clear_t { 20595584Sanholt u32 rb3d_cntl; 20695584Sanholt u32 rb3d_zstencilcntl; 20795584Sanholt u32 se_cntl; 20895584Sanholt} drm_radeon_depth_clear_t; 20995584Sanholt 210145132Sanholtstruct drm_radeon_driver_file_fields { 211145132Sanholt int64_t radeon_fb_delta; 212145132Sanholt}; 213112015Sanholt 214112015Sanholtstruct mem_block { 215112015Sanholt struct mem_block *next; 216112015Sanholt struct mem_block *prev; 217112015Sanholt int start; 218112015Sanholt int size; 219182080Srnoland struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */ 220112015Sanholt}; 221112015Sanholt 222145132Sanholtstruct radeon_surface { 223145132Sanholt int refcount; 224145132Sanholt u32 lower; 225145132Sanholt u32 upper; 226145132Sanholt u32 flags; 227145132Sanholt}; 228145132Sanholt 229145132Sanholtstruct radeon_virt_surface { 230145132Sanholt int surface_index; 231145132Sanholt u32 lower; 232145132Sanholt u32 upper; 233145132Sanholt u32 flags; 234182080Srnoland struct drm_file *file_priv; 235189499Srnoland#define PCIGART_FILE_PRIV ((void *) -1L) 236145132Sanholt}; 237145132Sanholt 238189499Srnoland#define RADEON_FLUSH_EMITED (1 << 0) 239189499Srnoland#define RADEON_PURGE_EMITED (1 << 1) 240182080Srnoland 24195584Sanholttypedef struct drm_radeon_private { 24295584Sanholt drm_radeon_ring_buffer_t ring; 24395584Sanholt drm_radeon_sarea_t *sarea_priv; 24495584Sanholt 245122580Sanholt u32 fb_location; 246157617Sanholt u32 fb_size; 247157617Sanholt int new_memmap; 248122580Sanholt 249119895Sanholt int gart_size; 250119895Sanholt u32 gart_vm_start; 251119895Sanholt unsigned long gart_buffers_offset; 25295584Sanholt 25395584Sanholt int cp_mode; 25495584Sanholt int cp_running; 25595584Sanholt 256145132Sanholt drm_radeon_freelist_t *head; 257145132Sanholt drm_radeon_freelist_t *tail; 25895584Sanholt int last_buf; 259112015Sanholt int writeback_works; 26095584Sanholt 26195584Sanholt int usec_timeout; 262112015Sanholt 263189499Srnoland int microcode_version; 264189499Srnoland 265112015Sanholt struct { 266112015Sanholt u32 boxes; 267112015Sanholt int freelist_timeouts; 268112015Sanholt int freelist_loops; 269112015Sanholt int requested_bufs; 270112015Sanholt int last_frame_reads; 271112015Sanholt int last_clear_reads; 272112015Sanholt int clears; 273112015Sanholt int texture_uploads; 274112015Sanholt } stats; 27595584Sanholt 276112015Sanholt int do_boxes; 27795584Sanholt int page_flipping; 27895584Sanholt 27995584Sanholt u32 color_fmt; 28095584Sanholt unsigned int front_offset; 28195584Sanholt unsigned int front_pitch; 28295584Sanholt unsigned int back_offset; 28395584Sanholt unsigned int back_pitch; 28495584Sanholt 28595584Sanholt u32 depth_fmt; 28695584Sanholt unsigned int depth_offset; 28795584Sanholt unsigned int depth_pitch; 28895584Sanholt 28995584Sanholt u32 front_pitch_offset; 29095584Sanholt u32 back_pitch_offset; 29195584Sanholt u32 depth_pitch_offset; 29295584Sanholt 29395584Sanholt drm_radeon_depth_clear_t depth_clear; 294145132Sanholt 295113995Sanholt unsigned long ring_offset; 296113995Sanholt unsigned long ring_rptr_offset; 297113995Sanholt unsigned long buffers_offset; 298119895Sanholt unsigned long gart_textures_offset; 29995584Sanholt 300112015Sanholt drm_local_map_t *sarea; 301112015Sanholt drm_local_map_t *cp_ring; 302112015Sanholt drm_local_map_t *ring_rptr; 303119895Sanholt drm_local_map_t *gart_textures; 304112015Sanholt 305119895Sanholt struct mem_block *gart_heap; 306112015Sanholt struct mem_block *fb_heap; 307112015Sanholt 308112015Sanholt /* SW interrupt */ 309145132Sanholt wait_queue_head_t swi_queue; 310145132Sanholt atomic_t swi_emitted; 311182080Srnoland int vblank_crtc; 312182080Srnoland uint32_t irq_enable_reg; 313182080Srnoland int irq_enabled; 314182080Srnoland uint32_t r500_disp_irq_reg; 315112015Sanholt 316145132Sanholt struct radeon_surface surfaces[RADEON_MAX_SURFACES]; 317182080Srnoland struct radeon_virt_surface virt_surfaces[2 * RADEON_MAX_SURFACES]; 318152909Sanholt 319152909Sanholt unsigned long pcigart_offset; 320182080Srnoland unsigned int pcigart_offset_set; 321182080Srnoland struct drm_ati_pcigart_info gart_info; 322157617Sanholt 323157617Sanholt u32 scratch_ages[5]; 324157617Sanholt 325145132Sanholt /* starting from here on, data is preserved accross an open */ 326145132Sanholt uint32_t flags; /* see radeon_chip_flags */ 327182080Srnoland unsigned long fb_aper_offset; 328145132Sanholt 329182080Srnoland int num_gb_pipes; 330182080Srnoland int track_flush; 331189499Srnoland drm_local_map_t *mmio; 332189499Srnoland 333189499Srnoland /* r6xx/r7xx pipe/shader config */ 334189499Srnoland int r600_max_pipes; 335189499Srnoland int r600_max_tile_pipes; 336189499Srnoland int r600_max_simds; 337189499Srnoland int r600_max_backends; 338189499Srnoland int r600_max_gprs; 339189499Srnoland int r600_max_threads; 340189499Srnoland int r600_max_stack_entries; 341189499Srnoland int r600_max_hw_contexts; 342189499Srnoland int r600_max_gs_threads; 343189499Srnoland int r600_sx_max_export_size; 344189499Srnoland int r600_sx_max_export_pos_size; 345189499Srnoland int r600_sx_max_export_smx_size; 346189499Srnoland int r600_sq_num_cf_insts; 347189499Srnoland int r700_sx_num_of_sets; 348189499Srnoland int r700_sc_prim_fifo_size; 349189499Srnoland int r700_sc_hiz_tile_fifo_size; 350189499Srnoland int r700_sc_earlyz_tile_fifo_fize; 351189499Srnoland 35295584Sanholt} drm_radeon_private_t; 35395584Sanholt 35495584Sanholttypedef struct drm_radeon_buf_priv { 35595584Sanholt u32 age; 35695584Sanholt} drm_radeon_buf_priv_t; 35795584Sanholt 358157617Sanholttypedef struct drm_radeon_kcmd_buffer { 359157617Sanholt int bufsz; 360157617Sanholt char *buf; 361157617Sanholt int nbox; 362182080Srnoland struct drm_clip_rect __user *boxes; 363157617Sanholt} drm_radeon_kcmd_buffer_t; 364157617Sanholt 365152909Sanholtextern int radeon_no_wb; 366182080Srnolandextern struct drm_ioctl_desc radeon_ioctls[]; 367152909Sanholtextern int radeon_max_ioctl; 368152909Sanholt 369189499Srnolandextern u32 radeon_get_ring_head(drm_radeon_private_t *dev_priv); 370189499Srnolandextern void radeon_set_ring_head(drm_radeon_private_t *dev_priv, u32 val); 371189499Srnoland 372189499Srnoland#define GET_RING_HEAD(dev_priv) radeon_get_ring_head(dev_priv) 373189499Srnoland#define SET_RING_HEAD(dev_priv, val) radeon_set_ring_head(dev_priv, val) 374189499Srnoland 375182080Srnoland/* Check whether the given hardware address is inside the framebuffer or the 376182080Srnoland * GART area. 377182080Srnoland */ 378182080Srnolandstatic __inline__ int radeon_check_offset(drm_radeon_private_t *dev_priv, 379182080Srnoland u64 off) 380182080Srnoland{ 381182080Srnoland u32 fb_start = dev_priv->fb_location; 382182080Srnoland u32 fb_end = fb_start + dev_priv->fb_size - 1; 383182080Srnoland u32 gart_start = dev_priv->gart_vm_start; 384182080Srnoland u32 gart_end = gart_start + dev_priv->gart_size - 1; 385182080Srnoland 386182080Srnoland return ((off >= fb_start && off <= fb_end) || 387182080Srnoland (off >= gart_start && off <= gart_end)); 388182080Srnoland} 389182080Srnoland 39095584Sanholt /* radeon_cp.c */ 391182080Srnolandextern int radeon_cp_init(struct drm_device *dev, void *data, struct drm_file *file_priv); 392182080Srnolandextern int radeon_cp_start(struct drm_device *dev, void *data, struct drm_file *file_priv); 393182080Srnolandextern int radeon_cp_stop(struct drm_device *dev, void *data, struct drm_file *file_priv); 394182080Srnolandextern int radeon_cp_reset(struct drm_device *dev, void *data, struct drm_file *file_priv); 395182080Srnolandextern int radeon_cp_idle(struct drm_device *dev, void *data, struct drm_file *file_priv); 396182080Srnolandextern int radeon_cp_resume(struct drm_device *dev, void *data, struct drm_file *file_priv); 397182080Srnolandextern int radeon_engine_reset(struct drm_device *dev, void *data, struct drm_file *file_priv); 398182080Srnolandextern int radeon_fullscreen(struct drm_device *dev, void *data, struct drm_file *file_priv); 399182080Srnolandextern int radeon_cp_buffers(struct drm_device *dev, void *data, struct drm_file *file_priv); 400182080Srnolandextern u32 radeon_read_fb_location(drm_radeon_private_t *dev_priv); 401189499Srnolandextern void radeon_write_agp_location(drm_radeon_private_t *dev_priv, u32 agp_loc); 402189499Srnolandextern void radeon_write_agp_base(drm_radeon_private_t *dev_priv, u64 agp_base); 403189499Srnolandextern u32 RADEON_READ_MM(drm_radeon_private_t *dev_priv, int addr); 40495584Sanholt 405182080Srnolandextern void radeon_freelist_reset(struct drm_device * dev); 406182080Srnolandextern struct drm_buf *radeon_freelist_get(struct drm_device * dev); 40795584Sanholt 408145132Sanholtextern int radeon_wait_ring(drm_radeon_private_t * dev_priv, int n); 40995584Sanholt 410145132Sanholtextern int radeon_do_cp_idle(drm_radeon_private_t * dev_priv); 41195584Sanholt 412189499Srnolandextern int radeon_driver_preinit(struct drm_device *dev, unsigned long flags); 413189499Srnolandextern int radeon_presetup(struct drm_device *dev); 414189499Srnolandextern int radeon_driver_postcleanup(struct drm_device *dev); 415189499Srnoland 416182080Srnolandextern int radeon_mem_alloc(struct drm_device *dev, void *data, struct drm_file *file_priv); 417182080Srnolandextern int radeon_mem_free(struct drm_device *dev, void *data, struct drm_file *file_priv); 418182080Srnolandextern int radeon_mem_init_heap(struct drm_device *dev, void *data, struct drm_file *file_priv); 419145132Sanholtextern void radeon_mem_takedown(struct mem_block **heap); 420182080Srnolandextern void radeon_mem_release(struct drm_file *file_priv, 421182080Srnoland struct mem_block *heap); 42295584Sanholt 423189499Srnolandextern void radeon_enable_bm(struct drm_radeon_private *dev_priv); 424189499Srnolandextern u32 radeon_read_ring_rptr(drm_radeon_private_t *dev_priv, u32 off); 425189499Srnolandextern void radeon_write_ring_rptr(drm_radeon_private_t *dev_priv, u32 off, u32 val); 426189499Srnoland 427112015Sanholt /* radeon_irq.c */ 428182080Srnolandextern void radeon_irq_set_state(struct drm_device *dev, u32 mask, int state); 429182080Srnolandextern int radeon_irq_emit(struct drm_device *dev, void *data, struct drm_file *file_priv); 430182080Srnolandextern int radeon_irq_wait(struct drm_device *dev, void *data, struct drm_file *file_priv); 431112015Sanholt 432182080Srnolandextern void radeon_do_release(struct drm_device * dev); 433182080Srnolandextern u32 radeon_get_vblank_counter(struct drm_device *dev, int crtc); 434182080Srnolandextern int radeon_enable_vblank(struct drm_device *dev, int crtc); 435182080Srnolandextern void radeon_disable_vblank(struct drm_device *dev, int crtc); 436145132Sanholtextern irqreturn_t radeon_driver_irq_handler(DRM_IRQ_ARGS); 437182080Srnolandextern void radeon_driver_irq_preinstall(struct drm_device * dev); 438189499Srnolandextern int radeon_driver_irq_postinstall(struct drm_device *dev); 439182080Srnolandextern void radeon_driver_irq_uninstall(struct drm_device * dev); 440189499Srnolandextern void radeon_enable_interrupt(struct drm_device *dev); 441182080Srnolandextern int radeon_vblank_crtc_get(struct drm_device *dev); 442182080Srnolandextern int radeon_vblank_crtc_set(struct drm_device *dev, int64_t value); 443112015Sanholt 444152909Sanholtextern int radeon_driver_load(struct drm_device *dev, unsigned long flags); 445152909Sanholtextern int radeon_driver_unload(struct drm_device *dev); 446152909Sanholtextern int radeon_driver_firstopen(struct drm_device *dev); 447189499Srnolandextern void radeon_driver_preclose(struct drm_device *dev, 448182080Srnoland struct drm_file *file_priv); 449189499Srnolandextern void radeon_driver_postclose(struct drm_device *dev, 450182080Srnoland struct drm_file *file_priv); 451182080Srnolandextern void radeon_driver_lastclose(struct drm_device * dev); 452189499Srnolandextern int radeon_driver_open(struct drm_device *dev, 453189499Srnoland struct drm_file *file_priv); 454152909Sanholtextern long radeon_compat_ioctl(struct file *filp, unsigned int cmd, 455189499Srnoland unsigned long arg); 456152909Sanholt 457148211Sanholt/* r300_cmdbuf.c */ 458182080Srnolandextern void r300_init_reg_flags(struct drm_device *dev); 459148211Sanholt 460182080Srnolandextern int r300_do_cp_cmdbuf(struct drm_device *dev, 461182080Srnoland struct drm_file *file_priv, 462182080Srnoland drm_radeon_kcmd_buffer_t *cmdbuf); 463148211Sanholt 464189499Srnoland/* r600_cp.c */ 465189499Srnolandextern int r600_do_engine_reset(struct drm_device *dev); 466189499Srnolandextern int r600_do_cleanup_cp(struct drm_device *dev); 467189499Srnolandextern int r600_do_init_cp(struct drm_device *dev, drm_radeon_init_t *init, 468189499Srnoland struct drm_file *file_priv); 469189499Srnolandextern int r600_do_resume_cp(struct drm_device *dev, struct drm_file *file_priv); 470189499Srnolandextern int r600_do_cp_idle(drm_radeon_private_t *dev_priv); 471189499Srnolandextern void r600_do_cp_start(drm_radeon_private_t *dev_priv); 472189499Srnolandextern void r600_do_cp_reset(drm_radeon_private_t *dev_priv); 473189499Srnolandextern void r600_do_cp_stop(drm_radeon_private_t *dev_priv); 474189499Srnolandextern int r600_cp_dispatch_indirect(struct drm_device *dev, 475189499Srnoland struct drm_buf *buf, int start, int end); 476189499Srnolandextern int r600_page_table_init(struct drm_device *dev); 477189499Srnolandextern void r600_page_table_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info); 478189499Srnoland 479112015Sanholt/* Flags for stats.boxes 480112015Sanholt */ 481112015Sanholt#define RADEON_BOX_DMA_IDLE 0x1 482112015Sanholt#define RADEON_BOX_RING_FULL 0x2 483112015Sanholt#define RADEON_BOX_FLIP 0x4 484112015Sanholt#define RADEON_BOX_WAIT_IDLE 0x8 485112015Sanholt#define RADEON_BOX_TEXTURE_LOAD 0x10 486112015Sanholt 48795584Sanholt/* Register definitions, register access macros and drmAddMap constants 48895584Sanholt * for Radeon kernel driver. 48995584Sanholt */ 490189499Srnoland#define RADEON_MM_INDEX 0x0000 491189499Srnoland#define RADEON_MM_DATA 0x0004 492189499Srnoland 493145132Sanholt#define RADEON_AGP_COMMAND 0x0f60 494189499Srnoland#define RADEON_AGP_COMMAND_PCI_CONFIG 0x0060 /* offset in PCI config */ 495189499Srnoland# define RADEON_AGP_ENABLE (1<<8) 49695584Sanholt#define RADEON_AUX_SCISSOR_CNTL 0x26f0 49795584Sanholt# define RADEON_EXCLUSIVE_SCISSOR_0 (1 << 24) 49895584Sanholt# define RADEON_EXCLUSIVE_SCISSOR_1 (1 << 25) 49995584Sanholt# define RADEON_EXCLUSIVE_SCISSOR_2 (1 << 26) 50095584Sanholt# define RADEON_SCISSOR_0_ENABLE (1 << 28) 50195584Sanholt# define RADEON_SCISSOR_1_ENABLE (1 << 29) 50295584Sanholt# define RADEON_SCISSOR_2_ENABLE (1 << 30) 50395584Sanholt 504183830Srnoland/* 505183830Srnoland * PCIE radeons (rv370/rv380, rv410, r423/r430/r480, r5xx) 506183830Srnoland * don't have an explicit bus mastering disable bit. It's handled 507183830Srnoland * by the PCI D-states. PMI_BM_DIS disables D-state bus master 508183830Srnoland * handling, not bus mastering itself. 509183830Srnoland */ 51095584Sanholt#define RADEON_BUS_CNTL 0x0030 511184374Srnoland/* r1xx, r2xx, r300, r(v)350, r420/r481, rs400/rs480 */ 51295584Sanholt# define RADEON_BUS_MASTER_DIS (1 << 6) 513184374Srnoland/* rs600/rs690/rs740 */ 514184374Srnoland# define RS600_BUS_MASTER_DIS (1 << 14) 515184374Srnoland# define RS600_MSI_REARM (1 << 20) 516189499Srnoland/* see RS400_MSI_REARM in AIC_CNTL for rs480 */ 51795584Sanholt 518183830Srnoland#define RADEON_BUS_CNTL1 0x0034 519183830Srnoland# define RADEON_PMI_BM_DIS (1 << 2) 520183830Srnoland# define RADEON_PMI_INT_DIS (1 << 3) 521183830Srnoland 522183830Srnoland#define RV370_BUS_CNTL 0x004c 523183830Srnoland# define RV370_PMI_BM_DIS (1 << 5) 524183830Srnoland# define RV370_PMI_INT_DIS (1 << 6) 525183830Srnoland 526183830Srnoland#define RADEON_MSI_REARM_EN 0x0160 527183830Srnoland/* rv370/rv380, rv410, r423/r430/r480, r5xx */ 528183830Srnoland# define RV370_MSI_REARM_EN (1 << 0) 529183830Srnoland 53095584Sanholt#define RADEON_CLOCK_CNTL_DATA 0x000c 53195584Sanholt# define RADEON_PLL_WR_EN (1 << 7) 53295584Sanholt#define RADEON_CLOCK_CNTL_INDEX 0x0008 53395584Sanholt#define RADEON_CONFIG_APER_SIZE 0x0108 534189499Srnoland#define RADEON_CONFIG_MEMSIZE 0x00f8 53595584Sanholt#define RADEON_CRTC_OFFSET 0x0224 53695584Sanholt#define RADEON_CRTC_OFFSET_CNTL 0x0228 53795584Sanholt# define RADEON_CRTC_TILE_EN (1 << 15) 53895584Sanholt# define RADEON_CRTC_OFFSET_FLIP_CNTL (1 << 16) 539112015Sanholt#define RADEON_CRTC2_OFFSET 0x0324 540112015Sanholt#define RADEON_CRTC2_OFFSET_CNTL 0x0328 54195584Sanholt 542148211Sanholt#define RADEON_PCIE_INDEX 0x0030 543148211Sanholt#define RADEON_PCIE_DATA 0x0034 544148211Sanholt#define RADEON_PCIE_TX_GART_CNTL 0x10 545182080Srnoland# define RADEON_PCIE_TX_GART_EN (1 << 0) 546182080Srnoland# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU (0 << 1) 547182080Srnoland# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO (1 << 1) 548182080Srnoland# define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD (3 << 1) 549182080Srnoland# define RADEON_PCIE_TX_GART_MODE_32_128_CACHE (0 << 3) 550182080Srnoland# define RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE (1 << 3) 551182080Srnoland# define RADEON_PCIE_TX_GART_CHK_RW_VALID_EN (1 << 5) 552182080Srnoland# define RADEON_PCIE_TX_GART_INVALIDATE_TLB (1 << 8) 553148211Sanholt#define RADEON_PCIE_TX_DISCARD_RD_ADDR_LO 0x11 554148211Sanholt#define RADEON_PCIE_TX_DISCARD_RD_ADDR_HI 0x12 555182080Srnoland#define RADEON_PCIE_TX_GART_BASE 0x13 556148211Sanholt#define RADEON_PCIE_TX_GART_START_LO 0x14 557148211Sanholt#define RADEON_PCIE_TX_GART_START_HI 0x15 558148211Sanholt#define RADEON_PCIE_TX_GART_END_LO 0x16 559148211Sanholt#define RADEON_PCIE_TX_GART_END_HI 0x17 560148211Sanholt 561182080Srnoland#define RS480_NB_MC_INDEX 0x168 562182080Srnoland# define RS480_NB_MC_IND_WR_EN (1 << 8) 563182080Srnoland#define RS480_NB_MC_DATA 0x16c 564182080Srnoland 565182080Srnoland#define RS690_MC_INDEX 0x78 566182080Srnoland# define RS690_MC_INDEX_MASK 0x1ff 567182080Srnoland# define RS690_MC_INDEX_WR_EN (1 << 9) 568182080Srnoland# define RS690_MC_INDEX_WR_ACK 0x7f 569182080Srnoland#define RS690_MC_DATA 0x7c 570182080Srnoland 571182080Srnoland/* MC indirect registers */ 572182080Srnoland#define RS480_MC_MISC_CNTL 0x18 573182080Srnoland# define RS480_DISABLE_GTW (1 << 1) 574182080Srnoland/* switch between MCIND GART and MM GART registers. 0 = mmgart, 1 = mcind gart */ 575182080Srnoland# define RS480_GART_INDEX_REG_EN (1 << 12) 576182080Srnoland# define RS690_BLOCK_GFX_D3_EN (1 << 14) 577182080Srnoland#define RS480_K8_FB_LOCATION 0x1e 578182080Srnoland#define RS480_GART_FEATURE_ID 0x2b 579182080Srnoland# define RS480_HANG_EN (1 << 11) 580182080Srnoland# define RS480_TLB_ENABLE (1 << 18) 581182080Srnoland# define RS480_P2P_ENABLE (1 << 19) 582182080Srnoland# define RS480_GTW_LAC_EN (1 << 25) 583182080Srnoland# define RS480_2LEVEL_GART (0 << 30) 584182080Srnoland# define RS480_1LEVEL_GART (1 << 30) 585182080Srnoland# define RS480_PDC_EN (1 << 31) 586182080Srnoland#define RS480_GART_BASE 0x2c 587182080Srnoland#define RS480_GART_CACHE_CNTRL 0x2e 588182080Srnoland# define RS480_GART_CACHE_INVALIDATE (1 << 0) /* wait for it to clear */ 589182080Srnoland#define RS480_AGP_ADDRESS_SPACE_SIZE 0x38 590182080Srnoland# define RS480_GART_EN (1 << 0) 591182080Srnoland# define RS480_VA_SIZE_32MB (0 << 1) 592182080Srnoland# define RS480_VA_SIZE_64MB (1 << 1) 593182080Srnoland# define RS480_VA_SIZE_128MB (2 << 1) 594182080Srnoland# define RS480_VA_SIZE_256MB (3 << 1) 595182080Srnoland# define RS480_VA_SIZE_512MB (4 << 1) 596182080Srnoland# define RS480_VA_SIZE_1GB (5 << 1) 597182080Srnoland# define RS480_VA_SIZE_2GB (6 << 1) 598182080Srnoland#define RS480_AGP_MODE_CNTL 0x39 599182080Srnoland# define RS480_POST_GART_Q_SIZE (1 << 18) 600182080Srnoland# define RS480_NONGART_SNOOP (1 << 19) 601182080Srnoland# define RS480_AGP_RD_BUF_SIZE (1 << 20) 602182080Srnoland# define RS480_REQ_TYPE_SNOOP_SHIFT 22 603182080Srnoland# define RS480_REQ_TYPE_SNOOP_MASK 0x3 604182080Srnoland# define RS480_REQ_TYPE_SNOOP_DIS (1 << 24) 605182080Srnoland#define RS480_MC_MISC_UMA_CNTL 0x5f 606182080Srnoland#define RS480_MC_MCLK_CNTL 0x7a 607182080Srnoland#define RS480_MC_UMA_DUALCH_CNTL 0x86 608182080Srnoland 609182080Srnoland#define RS690_MC_FB_LOCATION 0x100 610182080Srnoland#define RS690_MC_AGP_LOCATION 0x101 611182080Srnoland#define RS690_MC_AGP_BASE 0x102 612182080Srnoland#define RS690_MC_AGP_BASE_2 0x103 613182080Srnoland 614189499Srnoland#define RS600_MC_INDEX 0x70 615189499Srnoland# define RS600_MC_ADDR_MASK 0xffff 616189499Srnoland# define RS600_MC_IND_SEQ_RBS_0 (1 << 16) 617189499Srnoland# define RS600_MC_IND_SEQ_RBS_1 (1 << 17) 618189499Srnoland# define RS600_MC_IND_SEQ_RBS_2 (1 << 18) 619189499Srnoland# define RS600_MC_IND_SEQ_RBS_3 (1 << 19) 620189499Srnoland# define RS600_MC_IND_AIC_RBS (1 << 20) 621189499Srnoland# define RS600_MC_IND_CITF_ARB0 (1 << 21) 622189499Srnoland# define RS600_MC_IND_CITF_ARB1 (1 << 22) 623189499Srnoland# define RS600_MC_IND_WR_EN (1 << 23) 624189499Srnoland#define RS600_MC_DATA 0x74 625189499Srnoland 626189499Srnoland#define RS600_MC_STATUS 0x0 627189499Srnoland# define RS600_MC_IDLE (1 << 1) 628189499Srnoland#define RS600_MC_FB_LOCATION 0x4 629189499Srnoland#define RS600_MC_AGP_LOCATION 0x5 630189499Srnoland#define RS600_AGP_BASE 0x6 631189499Srnoland#define RS600_AGP_BASE_2 0x7 632189499Srnoland#define RS600_MC_CNTL1 0x9 633189499Srnoland# define RS600_ENABLE_PAGE_TABLES (1 << 26) 634189499Srnoland#define RS600_MC_PT0_CNTL 0x100 635189499Srnoland# define RS600_ENABLE_PT (1 << 0) 636189499Srnoland# define RS600_EFFECTIVE_L2_CACHE_SIZE(x) ((x) << 15) 637189499Srnoland# define RS600_EFFECTIVE_L2_QUEUE_SIZE(x) ((x) << 21) 638189499Srnoland# define RS600_INVALIDATE_ALL_L1_TLBS (1 << 28) 639189499Srnoland# define RS600_INVALIDATE_L2_CACHE (1 << 29) 640189499Srnoland#define RS600_MC_PT0_CONTEXT0_CNTL 0x102 641189499Srnoland# define RS600_ENABLE_PAGE_TABLE (1 << 0) 642189499Srnoland# define RS600_PAGE_TABLE_TYPE_FLAT (0 << 1) 643189499Srnoland#define RS600_MC_PT0_SYSTEM_APERTURE_LOW_ADDR 0x112 644189499Srnoland#define RS600_MC_PT0_SYSTEM_APERTURE_HIGH_ADDR 0x114 645189499Srnoland#define RS600_MC_PT0_CONTEXT0_DEFAULT_READ_ADDR 0x11c 646189499Srnoland#define RS600_MC_PT0_CONTEXT0_FLAT_BASE_ADDR 0x12c 647189499Srnoland#define RS600_MC_PT0_CONTEXT0_FLAT_START_ADDR 0x13c 648189499Srnoland#define RS600_MC_PT0_CONTEXT0_FLAT_END_ADDR 0x14c 649189499Srnoland#define RS600_MC_PT0_CLIENT0_CNTL 0x16c 650189499Srnoland# define RS600_ENABLE_TRANSLATION_MODE_OVERRIDE (1 << 0) 651189499Srnoland# define RS600_TRANSLATION_MODE_OVERRIDE (1 << 1) 652189499Srnoland# define RS600_SYSTEM_ACCESS_MODE_MASK (3 << 8) 653189499Srnoland# define RS600_SYSTEM_ACCESS_MODE_PA_ONLY (0 << 8) 654189499Srnoland# define RS600_SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 8) 655189499Srnoland# define RS600_SYSTEM_ACCESS_MODE_IN_SYS (2 << 8) 656189499Srnoland# define RS600_SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 8) 657189499Srnoland# define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASSTHROUGH (0 << 10) 658189499Srnoland# define RS600_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 10) 659189499Srnoland# define RS600_EFFECTIVE_L1_CACHE_SIZE(x) ((x) << 11) 660189499Srnoland# define RS600_ENABLE_FRAGMENT_PROCESSING (1 << 14) 661189499Srnoland# define RS600_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15) 662189499Srnoland# define RS600_INVALIDATE_L1_TLB (1 << 20) 663189499Srnoland 664182080Srnoland#define R520_MC_IND_INDEX 0x70 665182080Srnoland#define R520_MC_IND_WR_EN (1 << 24) 666182080Srnoland#define R520_MC_IND_DATA 0x74 667182080Srnoland 668182080Srnoland#define RV515_MC_FB_LOCATION 0x01 669182080Srnoland#define RV515_MC_AGP_LOCATION 0x02 670182080Srnoland#define RV515_MC_AGP_BASE 0x03 671182080Srnoland#define RV515_MC_AGP_BASE_2 0x04 672182080Srnoland 673182080Srnoland#define R520_MC_FB_LOCATION 0x04 674182080Srnoland#define R520_MC_AGP_LOCATION 0x05 675182080Srnoland#define R520_MC_AGP_BASE 0x06 676182080Srnoland#define R520_MC_AGP_BASE_2 0x07 677182080Srnoland 678145132Sanholt#define RADEON_MPP_TB_CONFIG 0x01c0 679145132Sanholt#define RADEON_MEM_CNTL 0x0140 680145132Sanholt#define RADEON_MEM_SDRAM_MODE_REG 0x0158 681182080Srnoland#define RADEON_AGP_BASE_2 0x015c /* r200+ only */ 682182080Srnoland#define RS480_AGP_BASE_2 0x0164 683145132Sanholt#define RADEON_AGP_BASE 0x0170 684145132Sanholt 685182080Srnoland/* pipe config regs */ 686182080Srnoland#define R400_GB_PIPE_SELECT 0x402c 687182080Srnoland#define R500_DYN_SCLK_PWMEM_PIPE 0x000d /* PLL */ 688182080Srnoland#define R300_GB_TILE_CONFIG 0x4018 689182080Srnoland# define R300_ENABLE_TILING (1 << 0) 690182080Srnoland# define R300_PIPE_COUNT_RV350 (0 << 1) 691182080Srnoland# define R300_PIPE_COUNT_R300 (3 << 1) 692182080Srnoland# define R300_PIPE_COUNT_R420_3P (6 << 1) 693182080Srnoland# define R300_PIPE_COUNT_R420 (7 << 1) 694182080Srnoland# define R300_TILE_SIZE_8 (0 << 4) 695182080Srnoland# define R300_TILE_SIZE_16 (1 << 4) 696182080Srnoland# define R300_TILE_SIZE_32 (2 << 4) 697182080Srnoland# define R300_SUBPIXEL_1_12 (0 << 16) 698182080Srnoland# define R300_SUBPIXEL_1_16 (1 << 16) 699182080Srnoland#define R300_DST_PIPE_CONFIG 0x170c 700182080Srnoland# define R300_PIPE_AUTO_CONFIG (1 << 31) 701182080Srnoland#define R300_RB2D_DSTCACHE_MODE 0x3428 702182080Srnoland# define R300_DC_AUTOFLUSH_ENABLE (1 << 8) 703182080Srnoland# define R300_DC_DC_DISABLE_IGNORE_PE (1 << 17) 704182080Srnoland 705122580Sanholt#define RADEON_RB3D_COLOROFFSET 0x1c40 70695584Sanholt#define RADEON_RB3D_COLORPITCH 0x1c48 70795584Sanholt 708182080Srnoland#define RADEON_SRC_X_Y 0x1590 709182080Srnoland 71095584Sanholt#define RADEON_DP_GUI_MASTER_CNTL 0x146c 71195584Sanholt# define RADEON_GMC_SRC_PITCH_OFFSET_CNTL (1 << 0) 71295584Sanholt# define RADEON_GMC_DST_PITCH_OFFSET_CNTL (1 << 1) 71395584Sanholt# define RADEON_GMC_BRUSH_SOLID_COLOR (13 << 4) 71495584Sanholt# define RADEON_GMC_BRUSH_NONE (15 << 4) 71595584Sanholt# define RADEON_GMC_DST_16BPP (4 << 8) 71695584Sanholt# define RADEON_GMC_DST_24BPP (5 << 8) 71795584Sanholt# define RADEON_GMC_DST_32BPP (6 << 8) 71895584Sanholt# define RADEON_GMC_DST_DATATYPE_SHIFT 8 71995584Sanholt# define RADEON_GMC_SRC_DATATYPE_COLOR (3 << 12) 72095584Sanholt# define RADEON_DP_SRC_SOURCE_MEMORY (2 << 24) 72195584Sanholt# define RADEON_DP_SRC_SOURCE_HOST_DATA (3 << 24) 72295584Sanholt# define RADEON_GMC_CLR_CMP_CNTL_DIS (1 << 28) 72395584Sanholt# define RADEON_GMC_WR_MSK_DIS (1 << 30) 72495584Sanholt# define RADEON_ROP3_S 0x00cc0000 72595584Sanholt# define RADEON_ROP3_P 0x00f00000 72695584Sanholt#define RADEON_DP_WRITE_MASK 0x16cc 727182080Srnoland#define RADEON_SRC_PITCH_OFFSET 0x1428 72895584Sanholt#define RADEON_DST_PITCH_OFFSET 0x142c 72995584Sanholt#define RADEON_DST_PITCH_OFFSET_C 0x1c80 73095584Sanholt# define RADEON_DST_TILE_LINEAR (0 << 30) 73195584Sanholt# define RADEON_DST_TILE_MACRO (1 << 30) 73295584Sanholt# define RADEON_DST_TILE_MICRO (2 << 30) 73395584Sanholt# define RADEON_DST_TILE_BOTH (3 << 30) 73495584Sanholt 73595584Sanholt#define RADEON_SCRATCH_REG0 0x15e0 73695584Sanholt#define RADEON_SCRATCH_REG1 0x15e4 73795584Sanholt#define RADEON_SCRATCH_REG2 0x15e8 73895584Sanholt#define RADEON_SCRATCH_REG3 0x15ec 73995584Sanholt#define RADEON_SCRATCH_REG4 0x15f0 74095584Sanholt#define RADEON_SCRATCH_REG5 0x15f4 74195584Sanholt#define RADEON_SCRATCH_UMSK 0x0770 74295584Sanholt#define RADEON_SCRATCH_ADDR 0x0774 74395584Sanholt 744112015Sanholt#define RADEON_SCRATCHOFF( x ) (RADEON_SCRATCH_REG_OFFSET + 4*(x)) 745112015Sanholt 746189499Srnolandextern u32 radeon_get_scratch(drm_radeon_private_t *dev_priv, int index); 747112015Sanholt 748189499Srnoland#define GET_SCRATCH(dev_priv, x) radeon_get_scratch(dev_priv, x) 749182080Srnoland 750189499Srnoland#define R600_SCRATCH_REG0 0x8500 751189499Srnoland#define R600_SCRATCH_REG1 0x8504 752189499Srnoland#define R600_SCRATCH_REG2 0x8508 753189499Srnoland#define R600_SCRATCH_REG3 0x850c 754189499Srnoland#define R600_SCRATCH_REG4 0x8510 755189499Srnoland#define R600_SCRATCH_REG5 0x8514 756189499Srnoland#define R600_SCRATCH_REG6 0x8518 757189499Srnoland#define R600_SCRATCH_REG7 0x851c 758189499Srnoland#define R600_SCRATCH_UMSK 0x8540 759189499Srnoland#define R600_SCRATCH_ADDR 0x8544 760182080Srnoland 761189499Srnoland#define R600_SCRATCHOFF(x) (R600_SCRATCH_REG_OFFSET + 4*(x)) 762189499Srnoland 763112015Sanholt#define RADEON_GEN_INT_CNTL 0x0040 764112015Sanholt# define RADEON_CRTC_VBLANK_MASK (1 << 0) 765182080Srnoland# define RADEON_CRTC2_VBLANK_MASK (1 << 9) 766112015Sanholt# define RADEON_GUI_IDLE_INT_ENABLE (1 << 19) 767112015Sanholt# define RADEON_SW_INT_ENABLE (1 << 25) 768112015Sanholt 769112015Sanholt#define RADEON_GEN_INT_STATUS 0x0044 770112015Sanholt# define RADEON_CRTC_VBLANK_STAT (1 << 0) 771182080Srnoland# define RADEON_CRTC_VBLANK_STAT_ACK (1 << 0) 772182080Srnoland# define RADEON_CRTC2_VBLANK_STAT (1 << 9) 773182080Srnoland# define RADEON_CRTC2_VBLANK_STAT_ACK (1 << 9) 774112015Sanholt# define RADEON_GUI_IDLE_INT_TEST_ACK (1 << 19) 775112015Sanholt# define RADEON_SW_INT_TEST (1 << 25) 776182080Srnoland# define RADEON_SW_INT_TEST_ACK (1 << 25) 777112015Sanholt# define RADEON_SW_INT_FIRE (1 << 26) 778182080Srnoland# define R500_DISPLAY_INT_STATUS (1 << 0) 779112015Sanholt 78095584Sanholt#define RADEON_HOST_PATH_CNTL 0x0130 78195584Sanholt# define RADEON_HDP_SOFT_RESET (1 << 26) 78295584Sanholt# define RADEON_HDP_WC_TIMEOUT_MASK (7 << 28) 78395584Sanholt# define RADEON_HDP_WC_TIMEOUT_28BCLK (7 << 28) 78495584Sanholt 78595584Sanholt#define RADEON_ISYNC_CNTL 0x1724 78695584Sanholt# define RADEON_ISYNC_ANY2D_IDLE3D (1 << 0) 78795584Sanholt# define RADEON_ISYNC_ANY3D_IDLE2D (1 << 1) 78895584Sanholt# define RADEON_ISYNC_TRIG2D_IDLE3D (1 << 2) 78995584Sanholt# define RADEON_ISYNC_TRIG3D_IDLE2D (1 << 3) 79095584Sanholt# define RADEON_ISYNC_WAIT_IDLEGUI (1 << 4) 79195584Sanholt# define RADEON_ISYNC_CPSCRATCH_IDLEGUI (1 << 5) 79295584Sanholt 793112015Sanholt#define RADEON_RBBM_GUICNTL 0x172c 794112015Sanholt# define RADEON_HOST_DATA_SWAP_NONE (0 << 0) 795112015Sanholt# define RADEON_HOST_DATA_SWAP_16BIT (1 << 0) 796112015Sanholt# define RADEON_HOST_DATA_SWAP_32BIT (2 << 0) 797112015Sanholt# define RADEON_HOST_DATA_SWAP_HDW (3 << 0) 798112015Sanholt 79995584Sanholt#define RADEON_MC_AGP_LOCATION 0x014c 80095584Sanholt#define RADEON_MC_FB_LOCATION 0x0148 80195584Sanholt#define RADEON_MCLK_CNTL 0x0012 80295584Sanholt# define RADEON_FORCEON_MCLKA (1 << 16) 80395584Sanholt# define RADEON_FORCEON_MCLKB (1 << 17) 80495584Sanholt# define RADEON_FORCEON_YCLKA (1 << 18) 80595584Sanholt# define RADEON_FORCEON_YCLKB (1 << 19) 80695584Sanholt# define RADEON_FORCEON_MC (1 << 20) 80795584Sanholt# define RADEON_FORCEON_AIC (1 << 21) 80895584Sanholt 80995584Sanholt#define RADEON_PP_BORDER_COLOR_0 0x1d40 81095584Sanholt#define RADEON_PP_BORDER_COLOR_1 0x1d44 81195584Sanholt#define RADEON_PP_BORDER_COLOR_2 0x1d48 81295584Sanholt#define RADEON_PP_CNTL 0x1c38 81395584Sanholt# define RADEON_SCISSOR_ENABLE (1 << 1) 81495584Sanholt#define RADEON_PP_LUM_MATRIX 0x1d00 81595584Sanholt#define RADEON_PP_MISC 0x1c14 81695584Sanholt#define RADEON_PP_ROT_MATRIX_0 0x1d58 81795584Sanholt#define RADEON_PP_TXFILTER_0 0x1c54 818122580Sanholt#define RADEON_PP_TXOFFSET_0 0x1c5c 81995584Sanholt#define RADEON_PP_TXFILTER_1 0x1c6c 82095584Sanholt#define RADEON_PP_TXFILTER_2 0x1c84 82195584Sanholt 822182080Srnoland#define R300_RB2D_DSTCACHE_CTLSTAT 0x342c /* use R300_DSTCACHE_CTLSTAT */ 823182080Srnoland#define R300_DSTCACHE_CTLSTAT 0x1714 824182080Srnoland# define R300_RB2D_DC_FLUSH (3 << 0) 825182080Srnoland# define R300_RB2D_DC_FREE (3 << 2) 826182080Srnoland# define R300_RB2D_DC_FLUSH_ALL 0xf 827182080Srnoland# define R300_RB2D_DC_BUSY (1 << 31) 82895584Sanholt#define RADEON_RB3D_CNTL 0x1c3c 82995584Sanholt# define RADEON_ALPHA_BLEND_ENABLE (1 << 0) 83095584Sanholt# define RADEON_PLANE_MASK_ENABLE (1 << 1) 83195584Sanholt# define RADEON_DITHER_ENABLE (1 << 2) 83295584Sanholt# define RADEON_ROUND_ENABLE (1 << 3) 83395584Sanholt# define RADEON_SCALE_DITHER_ENABLE (1 << 4) 83495584Sanholt# define RADEON_DITHER_INIT (1 << 5) 83595584Sanholt# define RADEON_ROP_ENABLE (1 << 6) 83695584Sanholt# define RADEON_STENCIL_ENABLE (1 << 7) 83795584Sanholt# define RADEON_Z_ENABLE (1 << 8) 838145132Sanholt# define RADEON_ZBLOCK16 (1 << 15) 83995584Sanholt#define RADEON_RB3D_DEPTHOFFSET 0x1c24 840145132Sanholt#define RADEON_RB3D_DEPTHCLEARVALUE 0x3230 841112015Sanholt#define RADEON_RB3D_DEPTHPITCH 0x1c28 84295584Sanholt#define RADEON_RB3D_PLANEMASK 0x1d84 84395584Sanholt#define RADEON_RB3D_STENCILREFMASK 0x1d7c 84495584Sanholt#define RADEON_RB3D_ZCACHE_MODE 0x3250 84595584Sanholt#define RADEON_RB3D_ZCACHE_CTLSTAT 0x3254 84695584Sanholt# define RADEON_RB3D_ZC_FLUSH (1 << 0) 84795584Sanholt# define RADEON_RB3D_ZC_FREE (1 << 2) 84895584Sanholt# define RADEON_RB3D_ZC_FLUSH_ALL 0x5 84995584Sanholt# define RADEON_RB3D_ZC_BUSY (1 << 31) 850182080Srnoland#define R300_ZB_ZCACHE_CTLSTAT 0x4f18 851182080Srnoland# define R300_ZC_FLUSH (1 << 0) 852182080Srnoland# define R300_ZC_FREE (1 << 1) 853182080Srnoland# define R300_ZC_BUSY (1 << 31) 854189499Srnoland#define RADEON_RB3D_DSTCACHE_CTLSTAT 0x325c 855162132Sanholt# define RADEON_RB3D_DC_FLUSH (3 << 0) 856162132Sanholt# define RADEON_RB3D_DC_FREE (3 << 2) 857162132Sanholt# define RADEON_RB3D_DC_FLUSH_ALL 0xf 858162132Sanholt# define RADEON_RB3D_DC_BUSY (1 << 31) 859182080Srnoland#define R300_RB3D_DSTCACHE_CTLSTAT 0x4e4c 860182080Srnoland# define R300_RB3D_DC_FLUSH (2 << 0) 861182080Srnoland# define R300_RB3D_DC_FREE (2 << 2) 862182080Srnoland# define R300_RB3D_DC_FINISH (1 << 4) 86395584Sanholt#define RADEON_RB3D_ZSTENCILCNTL 0x1c2c 86495584Sanholt# define RADEON_Z_TEST_MASK (7 << 4) 86595584Sanholt# define RADEON_Z_TEST_ALWAYS (7 << 4) 866189499Srnoland# define RADEON_Z_HIERARCHY_ENABLE (1 << 8) 86795584Sanholt# define RADEON_STENCIL_TEST_ALWAYS (7 << 12) 868112015Sanholt# define RADEON_STENCIL_S_FAIL_REPLACE (2 << 16) 869112015Sanholt# define RADEON_STENCIL_ZPASS_REPLACE (2 << 20) 870112015Sanholt# define RADEON_STENCIL_ZFAIL_REPLACE (2 << 24) 871189499Srnoland# define RADEON_Z_COMPRESSION_ENABLE (1 << 28) 872189499Srnoland# define RADEON_FORCE_Z_DIRTY (1 << 29) 87395584Sanholt# define RADEON_Z_WRITE_ENABLE (1 << 30) 874189499Srnoland# define RADEON_Z_DECOMPRESSION_ENABLE (1 << 31) 87595584Sanholt#define RADEON_RBBM_SOFT_RESET 0x00f0 87695584Sanholt# define RADEON_SOFT_RESET_CP (1 << 0) 87795584Sanholt# define RADEON_SOFT_RESET_HI (1 << 1) 87895584Sanholt# define RADEON_SOFT_RESET_SE (1 << 2) 87995584Sanholt# define RADEON_SOFT_RESET_RE (1 << 3) 88095584Sanholt# define RADEON_SOFT_RESET_PP (1 << 4) 88195584Sanholt# define RADEON_SOFT_RESET_E2 (1 << 5) 88295584Sanholt# define RADEON_SOFT_RESET_RB (1 << 6) 88395584Sanholt# define RADEON_SOFT_RESET_HDP (1 << 7) 884182080Srnoland/* 885182080Srnoland * 6:0 Available slots in the FIFO 886182080Srnoland * 8 Host Interface active 887182080Srnoland * 9 CP request active 888182080Srnoland * 10 FIFO request active 889182080Srnoland * 11 Host Interface retry active 890182080Srnoland * 12 CP retry active 891182080Srnoland * 13 FIFO retry active 892182080Srnoland * 14 FIFO pipeline busy 893182080Srnoland * 15 Event engine busy 894182080Srnoland * 16 CP command stream busy 895182080Srnoland * 17 2D engine busy 896182080Srnoland * 18 2D portion of render backend busy 897182080Srnoland * 20 3D setup engine busy 898182080Srnoland * 26 GA engine busy 899182080Srnoland * 27 CBA 2D engine busy 900182080Srnoland * 31 2D engine busy or 3D engine busy or FIFO not empty or CP busy or 901182080Srnoland * command stream queue not empty or Ring Buffer not empty 902182080Srnoland */ 90395584Sanholt#define RADEON_RBBM_STATUS 0x0e40 904182080Srnoland/* Same as the previous RADEON_RBBM_STATUS; this is a mirror of that register. */ 905182080Srnoland/* #define RADEON_RBBM_STATUS 0x1740 */ 906182080Srnoland/* bits 6:0 are dword slots available in the cmd fifo */ 90795584Sanholt# define RADEON_RBBM_FIFOCNT_MASK 0x007f 908182080Srnoland# define RADEON_HIRQ_ON_RBB (1 << 8) 909182080Srnoland# define RADEON_CPRQ_ON_RBB (1 << 9) 910182080Srnoland# define RADEON_CFRQ_ON_RBB (1 << 10) 911182080Srnoland# define RADEON_HIRQ_IN_RTBUF (1 << 11) 912182080Srnoland# define RADEON_CPRQ_IN_RTBUF (1 << 12) 913182080Srnoland# define RADEON_CFRQ_IN_RTBUF (1 << 13) 914182080Srnoland# define RADEON_PIPE_BUSY (1 << 14) 915182080Srnoland# define RADEON_ENG_EV_BUSY (1 << 15) 916182080Srnoland# define RADEON_CP_CMDSTRM_BUSY (1 << 16) 917182080Srnoland# define RADEON_E2_BUSY (1 << 17) 918182080Srnoland# define RADEON_RB2D_BUSY (1 << 18) 919182080Srnoland# define RADEON_RB3D_BUSY (1 << 19) /* not used on r300 */ 920182080Srnoland# define RADEON_VAP_BUSY (1 << 20) 921182080Srnoland# define RADEON_RE_BUSY (1 << 21) /* not used on r300 */ 922182080Srnoland# define RADEON_TAM_BUSY (1 << 22) /* not used on r300 */ 923182080Srnoland# define RADEON_TDM_BUSY (1 << 23) /* not used on r300 */ 924182080Srnoland# define RADEON_PB_BUSY (1 << 24) /* not used on r300 */ 925182080Srnoland# define RADEON_TIM_BUSY (1 << 25) /* not used on r300 */ 926182080Srnoland# define RADEON_GA_BUSY (1 << 26) 927182080Srnoland# define RADEON_CBA2D_BUSY (1 << 27) 928182080Srnoland# define RADEON_RBBM_ACTIVE (1 << 31) 92995584Sanholt#define RADEON_RE_LINE_PATTERN 0x1cd0 93095584Sanholt#define RADEON_RE_MISC 0x26c4 93195584Sanholt#define RADEON_RE_TOP_LEFT 0x26c0 93295584Sanholt#define RADEON_RE_WIDTH_HEIGHT 0x1c44 93395584Sanholt#define RADEON_RE_STIPPLE_ADDR 0x1cc8 93495584Sanholt#define RADEON_RE_STIPPLE_DATA 0x1ccc 93595584Sanholt 93695584Sanholt#define RADEON_SCISSOR_TL_0 0x1cd8 93795584Sanholt#define RADEON_SCISSOR_BR_0 0x1cdc 93895584Sanholt#define RADEON_SCISSOR_TL_1 0x1ce0 93995584Sanholt#define RADEON_SCISSOR_BR_1 0x1ce4 94095584Sanholt#define RADEON_SCISSOR_TL_2 0x1ce8 94195584Sanholt#define RADEON_SCISSOR_BR_2 0x1cec 94295584Sanholt#define RADEON_SE_COORD_FMT 0x1c50 94395584Sanholt#define RADEON_SE_CNTL 0x1c4c 94495584Sanholt# define RADEON_FFACE_CULL_CW (0 << 0) 94595584Sanholt# define RADEON_BFACE_SOLID (3 << 1) 94695584Sanholt# define RADEON_FFACE_SOLID (3 << 3) 94795584Sanholt# define RADEON_FLAT_SHADE_VTX_LAST (3 << 6) 94895584Sanholt# define RADEON_DIFFUSE_SHADE_FLAT (1 << 8) 94995584Sanholt# define RADEON_DIFFUSE_SHADE_GOURAUD (2 << 8) 95095584Sanholt# define RADEON_ALPHA_SHADE_FLAT (1 << 10) 95195584Sanholt# define RADEON_ALPHA_SHADE_GOURAUD (2 << 10) 95295584Sanholt# define RADEON_SPECULAR_SHADE_FLAT (1 << 12) 95395584Sanholt# define RADEON_SPECULAR_SHADE_GOURAUD (2 << 12) 95495584Sanholt# define RADEON_FOG_SHADE_FLAT (1 << 14) 95595584Sanholt# define RADEON_FOG_SHADE_GOURAUD (2 << 14) 95695584Sanholt# define RADEON_VPORT_XY_XFORM_ENABLE (1 << 24) 95795584Sanholt# define RADEON_VPORT_Z_XFORM_ENABLE (1 << 25) 95895584Sanholt# define RADEON_VTX_PIX_CENTER_OGL (1 << 27) 95995584Sanholt# define RADEON_ROUND_MODE_TRUNC (0 << 28) 96095584Sanholt# define RADEON_ROUND_PREC_8TH_PIX (1 << 30) 96195584Sanholt#define RADEON_SE_CNTL_STATUS 0x2140 96295584Sanholt#define RADEON_SE_LINE_WIDTH 0x1db8 96395584Sanholt#define RADEON_SE_VPORT_XSCALE 0x1d98 964112015Sanholt#define RADEON_SE_ZBIAS_FACTOR 0x1db0 965112015Sanholt#define RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED 0x2210 966112015Sanholt#define RADEON_SE_TCL_OUTPUT_VTX_FMT 0x2254 967112015Sanholt#define RADEON_SE_TCL_VECTOR_INDX_REG 0x2200 968112015Sanholt# define RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT 16 969112015Sanholt# define RADEON_VEC_INDX_DWORD_COUNT_SHIFT 28 970112015Sanholt#define RADEON_SE_TCL_VECTOR_DATA_REG 0x2204 971112015Sanholt#define RADEON_SE_TCL_SCALAR_INDX_REG 0x2208 972112015Sanholt# define RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT 16 973112015Sanholt#define RADEON_SE_TCL_SCALAR_DATA_REG 0x220C 97495584Sanholt#define RADEON_SURFACE_ACCESS_FLAGS 0x0bf8 97595584Sanholt#define RADEON_SURFACE_ACCESS_CLR 0x0bfc 97695584Sanholt#define RADEON_SURFACE_CNTL 0x0b00 97795584Sanholt# define RADEON_SURF_TRANSLATION_DIS (1 << 8) 97895584Sanholt# define RADEON_NONSURF_AP0_SWP_MASK (3 << 20) 97995584Sanholt# define RADEON_NONSURF_AP0_SWP_LITTLE (0 << 20) 98095584Sanholt# define RADEON_NONSURF_AP0_SWP_BIG16 (1 << 20) 98195584Sanholt# define RADEON_NONSURF_AP0_SWP_BIG32 (2 << 20) 98295584Sanholt# define RADEON_NONSURF_AP1_SWP_MASK (3 << 22) 98395584Sanholt# define RADEON_NONSURF_AP1_SWP_LITTLE (0 << 22) 98495584Sanholt# define RADEON_NONSURF_AP1_SWP_BIG16 (1 << 22) 98595584Sanholt# define RADEON_NONSURF_AP1_SWP_BIG32 (2 << 22) 98695584Sanholt#define RADEON_SURFACE0_INFO 0x0b0c 98795584Sanholt# define RADEON_SURF_PITCHSEL_MASK (0x1ff << 0) 98895584Sanholt# define RADEON_SURF_TILE_MODE_MASK (3 << 16) 98995584Sanholt# define RADEON_SURF_TILE_MODE_MACRO (0 << 16) 99095584Sanholt# define RADEON_SURF_TILE_MODE_MICRO (1 << 16) 99195584Sanholt# define RADEON_SURF_TILE_MODE_32BIT_Z (2 << 16) 99295584Sanholt# define RADEON_SURF_TILE_MODE_16BIT_Z (3 << 16) 99395584Sanholt#define RADEON_SURFACE0_LOWER_BOUND 0x0b04 99495584Sanholt#define RADEON_SURFACE0_UPPER_BOUND 0x0b08 995145132Sanholt# define RADEON_SURF_ADDRESS_FIXED_MASK (0x3ff << 0) 99695584Sanholt#define RADEON_SURFACE1_INFO 0x0b1c 99795584Sanholt#define RADEON_SURFACE1_LOWER_BOUND 0x0b14 99895584Sanholt#define RADEON_SURFACE1_UPPER_BOUND 0x0b18 99995584Sanholt#define RADEON_SURFACE2_INFO 0x0b2c 100095584Sanholt#define RADEON_SURFACE2_LOWER_BOUND 0x0b24 100195584Sanholt#define RADEON_SURFACE2_UPPER_BOUND 0x0b28 100295584Sanholt#define RADEON_SURFACE3_INFO 0x0b3c 100395584Sanholt#define RADEON_SURFACE3_LOWER_BOUND 0x0b34 100495584Sanholt#define RADEON_SURFACE3_UPPER_BOUND 0x0b38 100595584Sanholt#define RADEON_SURFACE4_INFO 0x0b4c 100695584Sanholt#define RADEON_SURFACE4_LOWER_BOUND 0x0b44 100795584Sanholt#define RADEON_SURFACE4_UPPER_BOUND 0x0b48 100895584Sanholt#define RADEON_SURFACE5_INFO 0x0b5c 100995584Sanholt#define RADEON_SURFACE5_LOWER_BOUND 0x0b54 101095584Sanholt#define RADEON_SURFACE5_UPPER_BOUND 0x0b58 101195584Sanholt#define RADEON_SURFACE6_INFO 0x0b6c 101295584Sanholt#define RADEON_SURFACE6_LOWER_BOUND 0x0b64 101395584Sanholt#define RADEON_SURFACE6_UPPER_BOUND 0x0b68 101495584Sanholt#define RADEON_SURFACE7_INFO 0x0b7c 101595584Sanholt#define RADEON_SURFACE7_LOWER_BOUND 0x0b74 101695584Sanholt#define RADEON_SURFACE7_UPPER_BOUND 0x0b78 101795584Sanholt#define RADEON_SW_SEMAPHORE 0x013c 101895584Sanholt 101995584Sanholt#define RADEON_WAIT_UNTIL 0x1720 102095584Sanholt# define RADEON_WAIT_CRTC_PFLIP (1 << 0) 1021148211Sanholt# define RADEON_WAIT_2D_IDLE (1 << 14) 1022148211Sanholt# define RADEON_WAIT_3D_IDLE (1 << 15) 102395584Sanholt# define RADEON_WAIT_2D_IDLECLEAN (1 << 16) 102495584Sanholt# define RADEON_WAIT_3D_IDLECLEAN (1 << 17) 102595584Sanholt# define RADEON_WAIT_HOST_IDLECLEAN (1 << 18) 102695584Sanholt 1027145132Sanholt#define RADEON_RB3D_ZMASKOFFSET 0x3234 102895584Sanholt#define RADEON_RB3D_ZSTENCILCNTL 0x1c2c 102995584Sanholt# define RADEON_DEPTH_FORMAT_16BIT_INT_Z (0 << 0) 103095584Sanholt# define RADEON_DEPTH_FORMAT_24BIT_INT_Z (2 << 0) 103195584Sanholt 103295584Sanholt/* CP registers */ 103395584Sanholt#define RADEON_CP_ME_RAM_ADDR 0x07d4 103495584Sanholt#define RADEON_CP_ME_RAM_RADDR 0x07d8 103595584Sanholt#define RADEON_CP_ME_RAM_DATAH 0x07dc 103695584Sanholt#define RADEON_CP_ME_RAM_DATAL 0x07e0 103795584Sanholt 103895584Sanholt#define RADEON_CP_RB_BASE 0x0700 103995584Sanholt#define RADEON_CP_RB_CNTL 0x0704 1040112015Sanholt# define RADEON_BUF_SWAP_32BIT (2 << 16) 1041162132Sanholt# define RADEON_RB_NO_UPDATE (1 << 27) 1042189499Srnoland# define RADEON_RB_RPTR_WR_ENA (1 << 31) 104395584Sanholt#define RADEON_CP_RB_RPTR_ADDR 0x070c 104495584Sanholt#define RADEON_CP_RB_RPTR 0x0710 104595584Sanholt#define RADEON_CP_RB_WPTR 0x0714 104695584Sanholt 104795584Sanholt#define RADEON_CP_RB_WPTR_DELAY 0x0718 104895584Sanholt# define RADEON_PRE_WRITE_TIMER_SHIFT 0 104995584Sanholt# define RADEON_PRE_WRITE_LIMIT_SHIFT 23 105095584Sanholt 105195584Sanholt#define RADEON_CP_IB_BASE 0x0738 105295584Sanholt 105395584Sanholt#define RADEON_CP_CSQ_CNTL 0x0740 105495584Sanholt# define RADEON_CSQ_CNT_PRIMARY_MASK (0xff << 0) 105595584Sanholt# define RADEON_CSQ_PRIDIS_INDDIS (0 << 28) 105695584Sanholt# define RADEON_CSQ_PRIPIO_INDDIS (1 << 28) 105795584Sanholt# define RADEON_CSQ_PRIBM_INDDIS (2 << 28) 105895584Sanholt# define RADEON_CSQ_PRIPIO_INDBM (3 << 28) 105995584Sanholt# define RADEON_CSQ_PRIBM_INDBM (4 << 28) 106095584Sanholt# define RADEON_CSQ_PRIPIO_INDPIO (15 << 28) 106195584Sanholt 106295584Sanholt#define RADEON_AIC_CNTL 0x01d0 106395584Sanholt# define RADEON_PCIGART_TRANSLATE_EN (1 << 0) 1064184374Srnoland# define RS400_MSI_REARM (1 << 3) 106595584Sanholt#define RADEON_AIC_STAT 0x01d4 106695584Sanholt#define RADEON_AIC_PT_BASE 0x01d8 106795584Sanholt#define RADEON_AIC_LO_ADDR 0x01dc 106895584Sanholt#define RADEON_AIC_HI_ADDR 0x01e0 106995584Sanholt#define RADEON_AIC_TLB_ADDR 0x01e4 107095584Sanholt#define RADEON_AIC_TLB_DATA 0x01e8 107195584Sanholt 107295584Sanholt/* CP command packets */ 107395584Sanholt#define RADEON_CP_PACKET0 0x00000000 107495584Sanholt# define RADEON_ONE_REG_WR (1 << 15) 107595584Sanholt#define RADEON_CP_PACKET1 0x40000000 107695584Sanholt#define RADEON_CP_PACKET2 0x80000000 107795584Sanholt#define RADEON_CP_PACKET3 0xC0000000 1078148211Sanholt# define RADEON_CP_NOP 0x00001000 1079148211Sanholt# define RADEON_CP_NEXT_CHAR 0x00001900 1080148211Sanholt# define RADEON_CP_PLY_NEXTSCAN 0x00001D00 1081148211Sanholt# define RADEON_CP_SET_SCISSORS 0x00001E00 1082189499Srnoland /* GEN_INDX_PRIM is unsupported starting with R300 */ 108395584Sanholt# define RADEON_3D_RNDR_GEN_INDX_PRIM 0x00002300 108495584Sanholt# define RADEON_WAIT_FOR_IDLE 0x00002600 1085112015Sanholt# define RADEON_3D_DRAW_VBUF 0x00002800 108695584Sanholt# define RADEON_3D_DRAW_IMMD 0x00002900 1087112015Sanholt# define RADEON_3D_DRAW_INDX 0x00002A00 1088148211Sanholt# define RADEON_CP_LOAD_PALETTE 0x00002C00 1089112015Sanholt# define RADEON_3D_LOAD_VBPNTR 0x00002F00 1090145132Sanholt# define RADEON_MPEG_IDCT_MACROBLOCK 0x00003000 1091145132Sanholt# define RADEON_MPEG_IDCT_MACROBLOCK_REV 0x00003100 1092145132Sanholt# define RADEON_3D_CLEAR_ZMASK 0x00003200 1093148211Sanholt# define RADEON_CP_INDX_BUFFER 0x00003300 1094148211Sanholt# define RADEON_CP_3D_DRAW_VBUF_2 0x00003400 1095148211Sanholt# define RADEON_CP_3D_DRAW_IMMD_2 0x00003500 1096148211Sanholt# define RADEON_CP_3D_DRAW_INDX_2 0x00003600 1097145132Sanholt# define RADEON_3D_CLEAR_HIZ 0x00003700 1098148211Sanholt# define RADEON_CP_3D_CLEAR_CMASK 0x00003802 109995584Sanholt# define RADEON_CNTL_HOSTDATA_BLT 0x00009400 110095584Sanholt# define RADEON_CNTL_PAINT_MULTI 0x00009A00 110195584Sanholt# define RADEON_CNTL_BITBLT_MULTI 0x00009B00 1102112015Sanholt# define RADEON_CNTL_SET_SCISSORS 0xC0001E00 110395584Sanholt 1104189499Srnoland# define R600_IT_INDIRECT_BUFFER 0x00003200 1105189499Srnoland# define R600_IT_ME_INITIALIZE 0x00004400 1106189499Srnoland# define R600_ME_INITIALIZE_DEVICE_ID(x) ((x) << 16) 1107189499Srnoland# define R600_IT_EVENT_WRITE 0x00004600 1108189499Srnoland# define R600_IT_SET_CONFIG_REG 0x00006800 1109189499Srnoland# define R600_SET_CONFIG_REG_OFFSET 0x00008000 1110189499Srnoland# define R600_SET_CONFIG_REG_END 0x0000ac00 1111189499Srnoland 111295584Sanholt#define RADEON_CP_PACKET_MASK 0xC0000000 111395584Sanholt#define RADEON_CP_PACKET_COUNT_MASK 0x3fff0000 111495584Sanholt#define RADEON_CP_PACKET0_REG_MASK 0x000007ff 111595584Sanholt#define RADEON_CP_PACKET1_REG0_MASK 0x000007ff 111695584Sanholt#define RADEON_CP_PACKET1_REG1_MASK 0x003ff800 111795584Sanholt 111895584Sanholt#define RADEON_VTX_Z_PRESENT (1 << 31) 1119112015Sanholt#define RADEON_VTX_PKCOLOR_PRESENT (1 << 3) 112095584Sanholt 112195584Sanholt#define RADEON_PRIM_TYPE_NONE (0 << 0) 112295584Sanholt#define RADEON_PRIM_TYPE_POINT (1 << 0) 112395584Sanholt#define RADEON_PRIM_TYPE_LINE (2 << 0) 112495584Sanholt#define RADEON_PRIM_TYPE_LINE_STRIP (3 << 0) 112595584Sanholt#define RADEON_PRIM_TYPE_TRI_LIST (4 << 0) 112695584Sanholt#define RADEON_PRIM_TYPE_TRI_FAN (5 << 0) 112795584Sanholt#define RADEON_PRIM_TYPE_TRI_STRIP (6 << 0) 112895584Sanholt#define RADEON_PRIM_TYPE_TRI_TYPE2 (7 << 0) 112995584Sanholt#define RADEON_PRIM_TYPE_RECT_LIST (8 << 0) 113095584Sanholt#define RADEON_PRIM_TYPE_3VRT_POINT_LIST (9 << 0) 113195584Sanholt#define RADEON_PRIM_TYPE_3VRT_LINE_LIST (10 << 0) 1132112015Sanholt#define RADEON_PRIM_TYPE_MASK 0xf 113395584Sanholt#define RADEON_PRIM_WALK_IND (1 << 4) 113495584Sanholt#define RADEON_PRIM_WALK_LIST (2 << 4) 113595584Sanholt#define RADEON_PRIM_WALK_RING (3 << 4) 113695584Sanholt#define RADEON_COLOR_ORDER_BGRA (0 << 6) 113795584Sanholt#define RADEON_COLOR_ORDER_RGBA (1 << 6) 113895584Sanholt#define RADEON_MAOS_ENABLE (1 << 7) 113995584Sanholt#define RADEON_VTX_FMT_R128_MODE (0 << 8) 114095584Sanholt#define RADEON_VTX_FMT_RADEON_MODE (1 << 8) 114195584Sanholt#define RADEON_NUM_VERTICES_SHIFT 16 114295584Sanholt 114395584Sanholt#define RADEON_COLOR_FORMAT_CI8 2 114495584Sanholt#define RADEON_COLOR_FORMAT_ARGB1555 3 114595584Sanholt#define RADEON_COLOR_FORMAT_RGB565 4 114695584Sanholt#define RADEON_COLOR_FORMAT_ARGB8888 6 114795584Sanholt#define RADEON_COLOR_FORMAT_RGB332 7 114895584Sanholt#define RADEON_COLOR_FORMAT_RGB8 9 114995584Sanholt#define RADEON_COLOR_FORMAT_ARGB4444 15 115095584Sanholt 115195584Sanholt#define RADEON_TXFORMAT_I8 0 115295584Sanholt#define RADEON_TXFORMAT_AI88 1 115395584Sanholt#define RADEON_TXFORMAT_RGB332 2 115495584Sanholt#define RADEON_TXFORMAT_ARGB1555 3 115595584Sanholt#define RADEON_TXFORMAT_RGB565 4 115695584Sanholt#define RADEON_TXFORMAT_ARGB4444 5 115795584Sanholt#define RADEON_TXFORMAT_ARGB8888 6 115895584Sanholt#define RADEON_TXFORMAT_RGBA8888 7 1159119098Sanholt#define RADEON_TXFORMAT_Y8 8 1160112015Sanholt#define RADEON_TXFORMAT_VYUY422 10 1161112015Sanholt#define RADEON_TXFORMAT_YVYU422 11 1162112015Sanholt#define RADEON_TXFORMAT_DXT1 12 1163112015Sanholt#define RADEON_TXFORMAT_DXT23 14 1164112015Sanholt#define RADEON_TXFORMAT_DXT45 15 116595584Sanholt 1166112015Sanholt#define R200_PP_TXCBLEND_0 0x2f00 1167112015Sanholt#define R200_PP_TXCBLEND_1 0x2f10 1168112015Sanholt#define R200_PP_TXCBLEND_2 0x2f20 1169112015Sanholt#define R200_PP_TXCBLEND_3 0x2f30 1170112015Sanholt#define R200_PP_TXCBLEND_4 0x2f40 1171112015Sanholt#define R200_PP_TXCBLEND_5 0x2f50 1172112015Sanholt#define R200_PP_TXCBLEND_6 0x2f60 1173112015Sanholt#define R200_PP_TXCBLEND_7 0x2f70 1174145132Sanholt#define R200_SE_TCL_LIGHT_MODEL_CTL_0 0x2268 1175112015Sanholt#define R200_PP_TFACTOR_0 0x2ee0 1176112015Sanholt#define R200_SE_VTX_FMT_0 0x2088 1177112015Sanholt#define R200_SE_VAP_CNTL 0x2080 1178112015Sanholt#define R200_SE_TCL_MATRIX_SEL_0 0x2230 1179145132Sanholt#define R200_SE_TCL_TEX_PROC_CTL_2 0x22a8 1180145132Sanholt#define R200_SE_TCL_UCP_VERT_BLEND_CTL 0x22c0 1181145132Sanholt#define R200_PP_TXFILTER_5 0x2ca0 1182145132Sanholt#define R200_PP_TXFILTER_4 0x2c80 1183145132Sanholt#define R200_PP_TXFILTER_3 0x2c60 1184145132Sanholt#define R200_PP_TXFILTER_2 0x2c40 1185145132Sanholt#define R200_PP_TXFILTER_1 0x2c20 1186145132Sanholt#define R200_PP_TXFILTER_0 0x2c00 1187112015Sanholt#define R200_PP_TXOFFSET_5 0x2d78 1188112015Sanholt#define R200_PP_TXOFFSET_4 0x2d60 1189112015Sanholt#define R200_PP_TXOFFSET_3 0x2d48 1190112015Sanholt#define R200_PP_TXOFFSET_2 0x2d30 1191112015Sanholt#define R200_PP_TXOFFSET_1 0x2d18 1192112015Sanholt#define R200_PP_TXOFFSET_0 0x2d00 1193112015Sanholt 1194112015Sanholt#define R200_PP_CUBIC_FACES_0 0x2c18 1195112015Sanholt#define R200_PP_CUBIC_FACES_1 0x2c38 1196112015Sanholt#define R200_PP_CUBIC_FACES_2 0x2c58 1197112015Sanholt#define R200_PP_CUBIC_FACES_3 0x2c78 1198112015Sanholt#define R200_PP_CUBIC_FACES_4 0x2c98 1199112015Sanholt#define R200_PP_CUBIC_FACES_5 0x2cb8 1200112015Sanholt#define R200_PP_CUBIC_OFFSET_F1_0 0x2d04 1201112015Sanholt#define R200_PP_CUBIC_OFFSET_F2_0 0x2d08 1202112015Sanholt#define R200_PP_CUBIC_OFFSET_F3_0 0x2d0c 1203112015Sanholt#define R200_PP_CUBIC_OFFSET_F4_0 0x2d10 1204112015Sanholt#define R200_PP_CUBIC_OFFSET_F5_0 0x2d14 1205112015Sanholt#define R200_PP_CUBIC_OFFSET_F1_1 0x2d1c 1206112015Sanholt#define R200_PP_CUBIC_OFFSET_F2_1 0x2d20 1207112015Sanholt#define R200_PP_CUBIC_OFFSET_F3_1 0x2d24 1208112015Sanholt#define R200_PP_CUBIC_OFFSET_F4_1 0x2d28 1209112015Sanholt#define R200_PP_CUBIC_OFFSET_F5_1 0x2d2c 1210112015Sanholt#define R200_PP_CUBIC_OFFSET_F1_2 0x2d34 1211112015Sanholt#define R200_PP_CUBIC_OFFSET_F2_2 0x2d38 1212112015Sanholt#define R200_PP_CUBIC_OFFSET_F3_2 0x2d3c 1213112015Sanholt#define R200_PP_CUBIC_OFFSET_F4_2 0x2d40 1214112015Sanholt#define R200_PP_CUBIC_OFFSET_F5_2 0x2d44 1215112015Sanholt#define R200_PP_CUBIC_OFFSET_F1_3 0x2d4c 1216112015Sanholt#define R200_PP_CUBIC_OFFSET_F2_3 0x2d50 1217112015Sanholt#define R200_PP_CUBIC_OFFSET_F3_3 0x2d54 1218112015Sanholt#define R200_PP_CUBIC_OFFSET_F4_3 0x2d58 1219112015Sanholt#define R200_PP_CUBIC_OFFSET_F5_3 0x2d5c 1220112015Sanholt#define R200_PP_CUBIC_OFFSET_F1_4 0x2d64 1221112015Sanholt#define R200_PP_CUBIC_OFFSET_F2_4 0x2d68 1222112015Sanholt#define R200_PP_CUBIC_OFFSET_F3_4 0x2d6c 1223112015Sanholt#define R200_PP_CUBIC_OFFSET_F4_4 0x2d70 1224112015Sanholt#define R200_PP_CUBIC_OFFSET_F5_4 0x2d74 1225112015Sanholt#define R200_PP_CUBIC_OFFSET_F1_5 0x2d7c 1226112015Sanholt#define R200_PP_CUBIC_OFFSET_F2_5 0x2d80 1227112015Sanholt#define R200_PP_CUBIC_OFFSET_F3_5 0x2d84 1228112015Sanholt#define R200_PP_CUBIC_OFFSET_F4_5 0x2d88 1229112015Sanholt#define R200_PP_CUBIC_OFFSET_F5_5 0x2d8c 1230112015Sanholt 1231112015Sanholt#define R200_RE_AUX_SCISSOR_CNTL 0x26f0 1232112015Sanholt#define R200_SE_VTE_CNTL 0x20b0 1233112015Sanholt#define R200_SE_TCL_OUTPUT_VTX_COMP_SEL 0x2250 1234112015Sanholt#define R200_PP_TAM_DEBUG3 0x2d9c 1235112015Sanholt#define R200_PP_CNTL_X 0x2cc4 1236112015Sanholt#define R200_SE_VAP_CNTL_STATUS 0x2140 1237112015Sanholt#define R200_RE_SCISSOR_TL_0 0x1cd8 1238112015Sanholt#define R200_RE_SCISSOR_TL_1 0x1ce0 1239112015Sanholt#define R200_RE_SCISSOR_TL_2 0x1ce8 1240145132Sanholt#define R200_RB3D_DEPTHXY_OFFSET 0x1d60 1241112015Sanholt#define R200_RE_AUX_SCISSOR_CNTL 0x26f0 1242112015Sanholt#define R200_SE_VTX_STATE_CNTL 0x2180 1243112015Sanholt#define R200_RE_POINTSIZE 0x2648 1244112015Sanholt#define R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0 0x2254 1245112015Sanholt 1246145132Sanholt#define RADEON_PP_TEX_SIZE_0 0x1d04 /* NPOT */ 1247119098Sanholt#define RADEON_PP_TEX_SIZE_1 0x1d0c 1248119098Sanholt#define RADEON_PP_TEX_SIZE_2 0x1d14 1249112015Sanholt 1250145132Sanholt#define RADEON_PP_CUBIC_FACES_0 0x1d24 1251145132Sanholt#define RADEON_PP_CUBIC_FACES_1 0x1d28 1252145132Sanholt#define RADEON_PP_CUBIC_FACES_2 0x1d2c 1253145132Sanholt#define RADEON_PP_CUBIC_OFFSET_T0_0 0x1dd0 /* bits [31:5] */ 1254145132Sanholt#define RADEON_PP_CUBIC_OFFSET_T1_0 0x1e00 1255145132Sanholt#define RADEON_PP_CUBIC_OFFSET_T2_0 0x1e14 1256119098Sanholt 1257162132Sanholt#define RADEON_SE_TCL_STATE_FLUSH 0x2284 1258162132Sanholt 1259112015Sanholt#define SE_VAP_CNTL__TCL_ENA_MASK 0x00000001 1260112015Sanholt#define SE_VAP_CNTL__FORCE_W_TO_ONE_MASK 0x00010000 1261112015Sanholt#define SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT 0x00000012 1262112015Sanholt#define SE_VTE_CNTL__VTX_XY_FMT_MASK 0x00000100 1263112015Sanholt#define SE_VTE_CNTL__VTX_Z_FMT_MASK 0x00000200 1264112015Sanholt#define SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK 0x00000001 1265112015Sanholt#define SE_VTX_FMT_0__VTX_W0_PRESENT_MASK 0x00000002 1266112015Sanholt#define SE_VTX_FMT_0__VTX_COLOR_0_FMT__SHIFT 0x0000000b 1267112015Sanholt#define R200_3D_DRAW_IMMD_2 0xC0003500 1268112015Sanholt#define R200_SE_VTX_FMT_1 0x208c 1269145132Sanholt#define R200_RE_CNTL 0x1c50 1270112015Sanholt 1271130331Sanholt#define R200_RB3D_BLENDCOLOR 0x3218 1272112015Sanholt 1273145132Sanholt#define R200_SE_TCL_POINT_SPRITE_CNTL 0x22c4 1274145132Sanholt 1275189499Srnoland#define R200_PP_TRI_PERF 0x2cf8 1276145132Sanholt 1277152909Sanholt#define R200_PP_AFS_0 0x2f80 1278189499Srnoland#define R200_PP_AFS_1 0x2f00 /* same as txcblend_0 */ 1279152909Sanholt 1280162132Sanholt#define R200_VAP_PVS_CNTL_1 0x22D0 1281162132Sanholt 1282189499Srnoland#define RADEON_CRTC_CRNT_FRAME 0x0214 1283189499Srnoland#define RADEON_CRTC2_CRNT_FRAME 0x0314 1284152909Sanholt 1285182080Srnoland#define R500_D1CRTC_STATUS 0x609c 1286182080Srnoland#define R500_D2CRTC_STATUS 0x689c 1287182080Srnoland#define R500_CRTC_V_BLANK (1<<0) 1288152909Sanholt 1289182080Srnoland#define R500_D1CRTC_FRAME_COUNT 0x60a4 1290182080Srnoland#define R500_D2CRTC_FRAME_COUNT 0x68a4 1291152909Sanholt 1292182080Srnoland#define R500_D1MODE_V_COUNTER 0x6530 1293182080Srnoland#define R500_D2MODE_V_COUNTER 0x6d30 1294182080Srnoland 1295182080Srnoland#define R500_D1MODE_VBLANK_STATUS 0x6534 1296182080Srnoland#define R500_D2MODE_VBLANK_STATUS 0x6d34 1297182080Srnoland#define R500_VBLANK_OCCURED (1<<0) 1298182080Srnoland#define R500_VBLANK_ACK (1<<4) 1299182080Srnoland#define R500_VBLANK_STAT (1<<12) 1300182080Srnoland#define R500_VBLANK_INT (1<<16) 1301182080Srnoland 1302182080Srnoland#define R500_DxMODE_INT_MASK 0x6540 1303182080Srnoland#define R500_D1MODE_INT_MASK (1<<0) 1304182080Srnoland#define R500_D2MODE_INT_MASK (1<<8) 1305182080Srnoland 1306182080Srnoland#define R500_DISP_INTERRUPT_STATUS 0x7edc 1307182080Srnoland#define R500_D1_VBLANK_INTERRUPT (1 << 4) 1308182080Srnoland#define R500_D2_VBLANK_INTERRUPT (1 << 5) 1309182080Srnoland 1310189499Srnoland/* R6xx/R7xx registers */ 1311189499Srnoland#define R600_MC_VM_FB_LOCATION 0x2180 1312189499Srnoland#define R600_MC_VM_AGP_TOP 0x2184 1313189499Srnoland#define R600_MC_VM_AGP_BOT 0x2188 1314189499Srnoland#define R600_MC_VM_AGP_BASE 0x218c 1315189499Srnoland#define R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2190 1316189499Srnoland#define R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2194 1317189499Srnoland#define R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x2198 1318189499Srnoland 1319189499Srnoland#define R700_MC_VM_FB_LOCATION 0x2024 1320189499Srnoland#define R700_MC_VM_AGP_TOP 0x2028 1321189499Srnoland#define R700_MC_VM_AGP_BOT 0x202c 1322189499Srnoland#define R700_MC_VM_AGP_BASE 0x2030 1323189499Srnoland#define R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR 0x2034 1324189499Srnoland#define R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR 0x2038 1325189499Srnoland#define R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR 0x203c 1326189499Srnoland 1327189499Srnoland#define R600_MCD_RD_A_CNTL 0x219c 1328189499Srnoland#define R600_MCD_RD_B_CNTL 0x21a0 1329189499Srnoland 1330189499Srnoland#define R600_MCD_WR_A_CNTL 0x21a4 1331189499Srnoland#define R600_MCD_WR_B_CNTL 0x21a8 1332189499Srnoland 1333189499Srnoland#define R600_MCD_RD_SYS_CNTL 0x2200 1334189499Srnoland#define R600_MCD_WR_SYS_CNTL 0x2214 1335189499Srnoland 1336189499Srnoland#define R600_MCD_RD_GFX_CNTL 0x21fc 1337189499Srnoland#define R600_MCD_RD_HDP_CNTL 0x2204 1338189499Srnoland#define R600_MCD_RD_PDMA_CNTL 0x2208 1339189499Srnoland#define R600_MCD_RD_SEM_CNTL 0x220c 1340189499Srnoland#define R600_MCD_WR_GFX_CNTL 0x2210 1341189499Srnoland#define R600_MCD_WR_HDP_CNTL 0x2218 1342189499Srnoland#define R600_MCD_WR_PDMA_CNTL 0x221c 1343189499Srnoland#define R600_MCD_WR_SEM_CNTL 0x2220 1344189499Srnoland 1345189499Srnoland# define R600_MCD_L1_TLB (1 << 0) 1346189499Srnoland# define R600_MCD_L1_FRAG_PROC (1 << 1) 1347189499Srnoland# define R600_MCD_L1_STRICT_ORDERING (1 << 2) 1348189499Srnoland 1349189499Srnoland# define R600_MCD_SYSTEM_ACCESS_MODE_MASK (3 << 6) 1350189499Srnoland# define R600_MCD_SYSTEM_ACCESS_MODE_PA_ONLY (0 << 6) 1351189499Srnoland# define R600_MCD_SYSTEM_ACCESS_MODE_USE_SYS_MAP (1 << 6) 1352189499Srnoland# define R600_MCD_SYSTEM_ACCESS_MODE_IN_SYS (2 << 6) 1353189499Srnoland# define R600_MCD_SYSTEM_ACCESS_MODE_NOT_IN_SYS (3 << 6) 1354189499Srnoland 1355189499Srnoland# define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 8) 1356189499Srnoland# define R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_DEFAULT_PAGE (1 << 8) 1357189499Srnoland 1358189499Srnoland# define R600_MCD_SEMAPHORE_MODE (1 << 10) 1359189499Srnoland# define R600_MCD_WAIT_L2_QUERY (1 << 11) 1360189499Srnoland# define R600_MCD_EFFECTIVE_L1_TLB_SIZE(x) ((x) << 12) 1361189499Srnoland# define R600_MCD_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 15) 1362189499Srnoland 1363189499Srnoland#define R700_MC_VM_MD_L1_TLB0_CNTL 0x2654 1364189499Srnoland#define R700_MC_VM_MD_L1_TLB1_CNTL 0x2658 1365189499Srnoland#define R700_MC_VM_MD_L1_TLB2_CNTL 0x265c 1366189499Srnoland 1367189499Srnoland#define R700_MC_VM_MB_L1_TLB0_CNTL 0x2234 1368189499Srnoland#define R700_MC_VM_MB_L1_TLB1_CNTL 0x2238 1369189499Srnoland#define R700_MC_VM_MB_L1_TLB2_CNTL 0x223c 1370189499Srnoland#define R700_MC_VM_MB_L1_TLB3_CNTL 0x2240 1371189499Srnoland 1372189499Srnoland# define R700_ENABLE_L1_TLB (1 << 0) 1373189499Srnoland# define R700_ENABLE_L1_FRAGMENT_PROCESSING (1 << 1) 1374189499Srnoland# define R700_SYSTEM_ACCESS_MODE_IN_SYS (2 << 3) 1375189499Srnoland# define R700_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU (0 << 5) 1376189499Srnoland# define R700_EFFECTIVE_L1_TLB_SIZE(x) ((x) << 15) 1377189499Srnoland# define R700_EFFECTIVE_L1_QUEUE_SIZE(x) ((x) << 18) 1378189499Srnoland 1379189499Srnoland#define R700_MC_ARB_RAMCFG 0x2760 1380189499Srnoland# define R700_NOOFBANK_SHIFT 0 1381189499Srnoland# define R700_NOOFBANK_MASK 0x3 1382189499Srnoland# define R700_NOOFRANK_SHIFT 2 1383189499Srnoland# define R700_NOOFRANK_MASK 0x1 1384189499Srnoland# define R700_NOOFROWS_SHIFT 3 1385189499Srnoland# define R700_NOOFROWS_MASK 0x7 1386189499Srnoland# define R700_NOOFCOLS_SHIFT 6 1387189499Srnoland# define R700_NOOFCOLS_MASK 0x3 1388189499Srnoland# define R700_CHANSIZE_SHIFT 8 1389189499Srnoland# define R700_CHANSIZE_MASK 0x1 1390189499Srnoland# define R700_BURSTLENGTH_SHIFT 9 1391189499Srnoland# define R700_BURSTLENGTH_MASK 0x1 1392189499Srnoland#define R600_RAMCFG 0x2408 1393189499Srnoland# define R600_NOOFBANK_SHIFT 0 1394189499Srnoland# define R600_NOOFBANK_MASK 0x1 1395189499Srnoland# define R600_NOOFRANK_SHIFT 1 1396189499Srnoland# define R600_NOOFRANK_MASK 0x1 1397189499Srnoland# define R600_NOOFROWS_SHIFT 2 1398189499Srnoland# define R600_NOOFROWS_MASK 0x7 1399189499Srnoland# define R600_NOOFCOLS_SHIFT 5 1400189499Srnoland# define R600_NOOFCOLS_MASK 0x3 1401189499Srnoland# define R600_CHANSIZE_SHIFT 7 1402189499Srnoland# define R600_CHANSIZE_MASK 0x1 1403189499Srnoland# define R600_BURSTLENGTH_SHIFT 8 1404189499Srnoland# define R600_BURSTLENGTH_MASK 0x1 1405189499Srnoland 1406189499Srnoland#define R600_VM_L2_CNTL 0x1400 1407189499Srnoland# define R600_VM_L2_CACHE_EN (1 << 0) 1408189499Srnoland# define R600_VM_L2_FRAG_PROC (1 << 1) 1409189499Srnoland# define R600_VM_ENABLE_PTE_CACHE_LRU_W (1 << 9) 1410189499Srnoland# define R600_VM_L2_CNTL_QUEUE_SIZE(x) ((x) << 13) 1411189499Srnoland# define R700_VM_L2_CNTL_QUEUE_SIZE(x) ((x) << 14) 1412189499Srnoland 1413189499Srnoland#define R600_VM_L2_CNTL2 0x1404 1414189499Srnoland# define R600_VM_L2_CNTL2_INVALIDATE_ALL_L1_TLBS (1 << 0) 1415189499Srnoland# define R600_VM_L2_CNTL2_INVALIDATE_L2_CACHE (1 << 1) 1416189499Srnoland#define R600_VM_L2_CNTL3 0x1408 1417189499Srnoland# define R600_VM_L2_CNTL3_BANK_SELECT_0(x) ((x) << 0) 1418189499Srnoland# define R600_VM_L2_CNTL3_BANK_SELECT_1(x) ((x) << 5) 1419189499Srnoland# define R600_VM_L2_CNTL3_CACHE_UPDATE_MODE(x) ((x) << 10) 1420189499Srnoland# define R700_VM_L2_CNTL3_BANK_SELECT(x) ((x) << 0) 1421189499Srnoland# define R700_VM_L2_CNTL3_CACHE_UPDATE_MODE(x) ((x) << 6) 1422189499Srnoland 1423189499Srnoland#define R600_VM_L2_STATUS 0x140c 1424189499Srnoland 1425189499Srnoland#define R600_VM_CONTEXT0_CNTL 0x1410 1426189499Srnoland# define R600_VM_ENABLE_CONTEXT (1 << 0) 1427189499Srnoland# define R600_VM_PAGE_TABLE_DEPTH_FLAT (0 << 1) 1428189499Srnoland 1429189499Srnoland#define R600_VM_CONTEXT0_CNTL2 0x1430 1430189499Srnoland#define R600_VM_CONTEXT0_REQUEST_RESPONSE 0x1470 1431189499Srnoland#define R600_VM_CONTEXT0_INVALIDATION_LOW_ADDR 0x1490 1432189499Srnoland#define R600_VM_CONTEXT0_INVALIDATION_HIGH_ADDR 0x14b0 1433189499Srnoland#define R600_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x1574 1434189499Srnoland#define R600_VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x1594 1435189499Srnoland#define R600_VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x15b4 1436189499Srnoland 1437189499Srnoland#define R700_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR 0x153c 1438189499Srnoland#define R700_VM_CONTEXT0_PAGE_TABLE_START_ADDR 0x155c 1439189499Srnoland#define R700_VM_CONTEXT0_PAGE_TABLE_END_ADDR 0x157c 1440189499Srnoland 1441189499Srnoland#define R600_HDP_HOST_PATH_CNTL 0x2c00 1442189499Srnoland 1443189499Srnoland#define R600_GRBM_CNTL 0x8000 1444189499Srnoland# define R600_GRBM_READ_TIMEOUT(x) ((x) << 0) 1445189499Srnoland 1446189499Srnoland#define R600_GRBM_STATUS 0x8010 1447189499Srnoland# define R600_CMDFIFO_AVAIL_MASK 0x1f 1448189499Srnoland# define R700_CMDFIFO_AVAIL_MASK 0xf 1449189499Srnoland# define R600_GUI_ACTIVE (1 << 31) 1450189499Srnoland#define R600_GRBM_STATUS2 0x8014 1451189499Srnoland#define R600_GRBM_SOFT_RESET 0x8020 1452189499Srnoland# define R600_SOFT_RESET_CP (1 << 0) 1453189499Srnoland#define R600_WAIT_UNTIL 0x8040 1454189499Srnoland 1455189499Srnoland#define R600_CP_SEM_WAIT_TIMER 0x85bc 1456189499Srnoland#define R600_CP_ME_CNTL 0x86d8 1457189499Srnoland# define R600_CP_ME_HALT (1 << 28) 1458189499Srnoland#define R600_CP_QUEUE_THRESHOLDS 0x8760 1459189499Srnoland# define R600_ROQ_IB1_START(x) ((x) << 0) 1460189499Srnoland# define R600_ROQ_IB2_START(x) ((x) << 8) 1461189499Srnoland#define R600_CP_MEQ_THRESHOLDS 0x8764 1462189499Srnoland# define R700_STQ_SPLIT(x) ((x) << 0) 1463189499Srnoland# define R600_MEQ_END(x) ((x) << 16) 1464189499Srnoland# define R600_ROQ_END(x) ((x) << 24) 1465189499Srnoland#define R600_CP_PERFMON_CNTL 0x87fc 1466189499Srnoland#define R600_CP_RB_BASE 0xc100 1467189499Srnoland#define R600_CP_RB_CNTL 0xc104 1468189499Srnoland# define R600_RB_BUFSZ(x) ((x) << 0) 1469189499Srnoland# define R600_RB_BLKSZ(x) ((x) << 8) 1470189499Srnoland# define R600_RB_NO_UPDATE (1 << 27) 1471189499Srnoland# define R600_RB_RPTR_WR_ENA (1 << 31) 1472189499Srnoland#define R600_CP_RB_RPTR_WR 0xc108 1473189499Srnoland#define R600_CP_RB_RPTR_ADDR 0xc10c 1474189499Srnoland#define R600_CP_RB_RPTR_ADDR_HI 0xc110 1475189499Srnoland#define R600_CP_RB_WPTR 0xc114 1476189499Srnoland#define R600_CP_RB_WPTR_ADDR 0xc118 1477189499Srnoland#define R600_CP_RB_WPTR_ADDR_HI 0xc11c 1478189499Srnoland#define R600_CP_RB_RPTR 0x8700 1479189499Srnoland#define R600_CP_RB_WPTR_DELAY 0x8704 1480189499Srnoland#define R600_CP_PFP_UCODE_ADDR 0xc150 1481189499Srnoland#define R600_CP_PFP_UCODE_DATA 0xc154 1482189499Srnoland#define R600_CP_ME_RAM_RADDR 0xc158 1483189499Srnoland#define R600_CP_ME_RAM_WADDR 0xc15c 1484189499Srnoland#define R600_CP_ME_RAM_DATA 0xc160 1485189499Srnoland#define R600_CP_DEBUG 0xc1fc 1486189499Srnoland 1487189499Srnoland#define R600_PA_CL_ENHANCE 0x8a14 1488189499Srnoland# define R600_CLIP_VTX_REORDER_ENA (1 << 0) 1489189499Srnoland# define R600_NUM_CLIP_SEQ(x) ((x) << 1) 1490189499Srnoland#define R600_PA_SC_LINE_STIPPLE_STATE 0x8b10 1491189499Srnoland#define R600_PA_SC_MULTI_CHIP_CNTL 0x8b20 1492189499Srnoland#define R700_PA_SC_FORCE_EOV_MAX_CNTS 0x8b24 1493189499Srnoland# define R700_FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0) 1494189499Srnoland# define R700_FORCE_EOV_MAX_REZ_CNT(x) ((x) << 16) 1495189499Srnoland#define R600_PA_SC_AA_SAMPLE_LOCS_2S 0x8b40 1496189499Srnoland#define R600_PA_SC_AA_SAMPLE_LOCS_4S 0x8b44 1497189499Srnoland#define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD0 0x8b48 1498189499Srnoland#define R600_PA_SC_AA_SAMPLE_LOCS_8S_WD1 0x8b4c 1499189499Srnoland# define R600_S0_X(x) ((x) << 0) 1500189499Srnoland# define R600_S0_Y(x) ((x) << 4) 1501189499Srnoland# define R600_S1_X(x) ((x) << 8) 1502189499Srnoland# define R600_S1_Y(x) ((x) << 12) 1503189499Srnoland# define R600_S2_X(x) ((x) << 16) 1504189499Srnoland# define R600_S2_Y(x) ((x) << 20) 1505189499Srnoland# define R600_S3_X(x) ((x) << 24) 1506189499Srnoland# define R600_S3_Y(x) ((x) << 28) 1507189499Srnoland# define R600_S4_X(x) ((x) << 0) 1508189499Srnoland# define R600_S4_Y(x) ((x) << 4) 1509189499Srnoland# define R600_S5_X(x) ((x) << 8) 1510189499Srnoland# define R600_S5_Y(x) ((x) << 12) 1511189499Srnoland# define R600_S6_X(x) ((x) << 16) 1512189499Srnoland# define R600_S6_Y(x) ((x) << 20) 1513189499Srnoland# define R600_S7_X(x) ((x) << 24) 1514189499Srnoland# define R600_S7_Y(x) ((x) << 28) 1515189499Srnoland#define R600_PA_SC_FIFO_SIZE 0x8bd0 1516189499Srnoland# define R600_SC_PRIM_FIFO_SIZE(x) ((x) << 0) 1517189499Srnoland# define R600_SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 8) 1518189499Srnoland# define R600_SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 16) 1519189499Srnoland#define R700_PA_SC_FIFO_SIZE_R7XX 0x8bcc 1520189499Srnoland# define R700_SC_PRIM_FIFO_SIZE(x) ((x) << 0) 1521189499Srnoland# define R700_SC_HIZ_TILE_FIFO_SIZE(x) ((x) << 12) 1522189499Srnoland# define R700_SC_EARLYZ_TILE_FIFO_SIZE(x) ((x) << 20) 1523189499Srnoland#define R600_PA_SC_ENHANCE 0x8bf0 1524189499Srnoland# define R600_FORCE_EOV_MAX_CLK_CNT(x) ((x) << 0) 1525189499Srnoland# define R600_FORCE_EOV_MAX_TILE_CNT(x) ((x) << 12) 1526189499Srnoland#define R600_PA_SC_CLIPRECT_RULE 0x2820c 1527189499Srnoland#define R700_PA_SC_EDGERULE 0x28230 1528189499Srnoland#define R600_PA_SC_LINE_STIPPLE 0x28a0c 1529189499Srnoland#define R600_PA_SC_MODE_CNTL 0x28a4c 1530189499Srnoland#define R600_PA_SC_AA_CONFIG 0x28c04 1531189499Srnoland 1532189499Srnoland#define R600_SX_EXPORT_BUFFER_SIZES 0x900c 1533189499Srnoland# define R600_COLOR_BUFFER_SIZE(x) ((x) << 0) 1534189499Srnoland# define R600_POSITION_BUFFER_SIZE(x) ((x) << 8) 1535189499Srnoland# define R600_SMX_BUFFER_SIZE(x) ((x) << 16) 1536189499Srnoland#define R600_SX_DEBUG_1 0x9054 1537189499Srnoland# define R600_SMX_EVENT_RELEASE (1 << 0) 1538189499Srnoland# define R600_ENABLE_NEW_SMX_ADDRESS (1 << 16) 1539189499Srnoland#define R700_SX_DEBUG_1 0x9058 1540189499Srnoland# define R700_ENABLE_NEW_SMX_ADDRESS (1 << 16) 1541189499Srnoland#define R600_SX_MISC 0x28350 1542189499Srnoland 1543189499Srnoland#define R600_DB_DEBUG 0x9830 1544189499Srnoland# define R600_PREZ_MUST_WAIT_FOR_POSTZ_DONE (1 << 31) 1545189499Srnoland#define R600_DB_WATERMARKS 0x9838 1546189499Srnoland# define R600_DEPTH_FREE(x) ((x) << 0) 1547189499Srnoland# define R600_DEPTH_FLUSH(x) ((x) << 5) 1548189499Srnoland# define R600_DEPTH_PENDING_FREE(x) ((x) << 15) 1549189499Srnoland# define R600_DEPTH_CACHELINE_FREE(x) ((x) << 20) 1550189499Srnoland#define R700_DB_DEBUG3 0x98b0 1551189499Srnoland# define R700_DB_CLK_OFF_DELAY(x) ((x) << 11) 1552189499Srnoland#define RV700_DB_DEBUG4 0x9b8c 1553189499Srnoland# define RV700_DISABLE_TILE_COVERED_FOR_PS_ITER (1 << 6) 1554189499Srnoland 1555189499Srnoland#define R600_VGT_CACHE_INVALIDATION 0x88c4 1556189499Srnoland# define R600_CACHE_INVALIDATION(x) ((x) << 0) 1557189499Srnoland# define R600_VC_ONLY 0 1558189499Srnoland# define R600_TC_ONLY 1 1559189499Srnoland# define R600_VC_AND_TC 2 1560189499Srnoland# define R700_AUTO_INVLD_EN(x) ((x) << 6) 1561189499Srnoland# define R700_NO_AUTO 0 1562189499Srnoland# define R700_ES_AUTO 1 1563189499Srnoland# define R700_GS_AUTO 2 1564189499Srnoland# define R700_ES_AND_GS_AUTO 3 1565189499Srnoland#define R600_VGT_GS_PER_ES 0x88c8 1566189499Srnoland#define R600_VGT_ES_PER_GS 0x88cc 1567189499Srnoland#define R600_VGT_GS_PER_VS 0x88e8 1568189499Srnoland#define R600_VGT_GS_VERTEX_REUSE 0x88d4 1569189499Srnoland#define R600_VGT_NUM_INSTANCES 0x8974 1570189499Srnoland#define R600_VGT_STRMOUT_EN 0x28ab0 1571189499Srnoland#define R600_VGT_EVENT_INITIATOR 0x28a90 1572189499Srnoland# define R600_CACHE_FLUSH_AND_INV_EVENT (0x16 << 0) 1573189499Srnoland#define R600_VGT_VERTEX_REUSE_BLOCK_CNTL 0x28c58 1574189499Srnoland# define R600_VTX_REUSE_DEPTH_MASK 0xff 1575189499Srnoland#define R600_VGT_OUT_DEALLOC_CNTL 0x28c5c 1576189499Srnoland# define R600_DEALLOC_DIST_MASK 0x7f 1577189499Srnoland 1578189499Srnoland#define R600_CB_COLOR0_BASE 0x28040 1579189499Srnoland#define R600_CB_COLOR1_BASE 0x28044 1580189499Srnoland#define R600_CB_COLOR2_BASE 0x28048 1581189499Srnoland#define R600_CB_COLOR3_BASE 0x2804c 1582189499Srnoland#define R600_CB_COLOR4_BASE 0x28050 1583189499Srnoland#define R600_CB_COLOR5_BASE 0x28054 1584189499Srnoland#define R600_CB_COLOR6_BASE 0x28058 1585189499Srnoland#define R600_CB_COLOR7_BASE 0x2805c 1586189499Srnoland#define R600_CB_COLOR7_FRAG 0x280fc 1587189499Srnoland 1588189499Srnoland#define R600_TC_CNTL 0x9608 1589189499Srnoland# define R600_TC_L2_SIZE(x) ((x) << 5) 1590189499Srnoland# define R600_L2_DISABLE_LATE_HIT (1 << 9) 1591189499Srnoland 1592189499Srnoland#define R600_ARB_POP 0x2418 1593189499Srnoland# define R600_ENABLE_TC128 (1 << 30) 1594189499Srnoland#define R600_ARB_GDEC_RD_CNTL 0x246c 1595189499Srnoland 1596189499Srnoland#define R600_TA_CNTL_AUX 0x9508 1597189499Srnoland# define R600_DISABLE_CUBE_WRAP (1 << 0) 1598189499Srnoland# define R600_DISABLE_CUBE_ANISO (1 << 1) 1599189499Srnoland# define R700_GETLOD_SELECT(x) ((x) << 2) 1600189499Srnoland# define R600_SYNC_GRADIENT (1 << 24) 1601189499Srnoland# define R600_SYNC_WALKER (1 << 25) 1602189499Srnoland# define R600_SYNC_ALIGNER (1 << 26) 1603189499Srnoland# define R600_BILINEAR_PRECISION_6_BIT (0 << 31) 1604189499Srnoland# define R600_BILINEAR_PRECISION_8_BIT (1 << 31) 1605189499Srnoland 1606189499Srnoland#define R700_TCP_CNTL 0x9610 1607189499Srnoland 1608189499Srnoland#define R600_SMX_DC_CTL0 0xa020 1609189499Srnoland# define R700_USE_HASH_FUNCTION (1 << 0) 1610189499Srnoland# define R700_CACHE_DEPTH(x) ((x) << 1) 1611189499Srnoland# define R700_FLUSH_ALL_ON_EVENT (1 << 10) 1612189499Srnoland# define R700_STALL_ON_EVENT (1 << 11) 1613189499Srnoland#define R700_SMX_EVENT_CTL 0xa02c 1614189499Srnoland# define R700_ES_FLUSH_CTL(x) ((x) << 0) 1615189499Srnoland# define R700_GS_FLUSH_CTL(x) ((x) << 3) 1616189499Srnoland# define R700_ACK_FLUSH_CTL(x) ((x) << 6) 1617189499Srnoland# define R700_SYNC_FLUSH_CTL (1 << 8) 1618189499Srnoland 1619189499Srnoland#define R600_SQ_CONFIG 0x8c00 1620189499Srnoland# define R600_VC_ENABLE (1 << 0) 1621189499Srnoland# define R600_EXPORT_SRC_C (1 << 1) 1622189499Srnoland# define R600_DX9_CONSTS (1 << 2) 1623189499Srnoland# define R600_ALU_INST_PREFER_VECTOR (1 << 3) 1624189499Srnoland# define R600_DX10_CLAMP (1 << 4) 1625189499Srnoland# define R600_CLAUSE_SEQ_PRIO(x) ((x) << 8) 1626189499Srnoland# define R600_PS_PRIO(x) ((x) << 24) 1627189499Srnoland# define R600_VS_PRIO(x) ((x) << 26) 1628189499Srnoland# define R600_GS_PRIO(x) ((x) << 28) 1629189499Srnoland# define R600_ES_PRIO(x) ((x) << 30) 1630189499Srnoland#define R600_SQ_GPR_RESOURCE_MGMT_1 0x8c04 1631189499Srnoland# define R600_NUM_PS_GPRS(x) ((x) << 0) 1632189499Srnoland# define R600_NUM_VS_GPRS(x) ((x) << 16) 1633189499Srnoland# define R700_DYN_GPR_ENABLE (1 << 27) 1634189499Srnoland# define R600_NUM_CLAUSE_TEMP_GPRS(x) ((x) << 28) 1635189499Srnoland#define R600_SQ_GPR_RESOURCE_MGMT_2 0x8c08 1636189499Srnoland# define R600_NUM_GS_GPRS(x) ((x) << 0) 1637189499Srnoland# define R600_NUM_ES_GPRS(x) ((x) << 16) 1638189499Srnoland#define R600_SQ_THREAD_RESOURCE_MGMT 0x8c0c 1639189499Srnoland# define R600_NUM_PS_THREADS(x) ((x) << 0) 1640189499Srnoland# define R600_NUM_VS_THREADS(x) ((x) << 8) 1641189499Srnoland# define R600_NUM_GS_THREADS(x) ((x) << 16) 1642189499Srnoland# define R600_NUM_ES_THREADS(x) ((x) << 24) 1643189499Srnoland#define R600_SQ_STACK_RESOURCE_MGMT_1 0x8c10 1644189499Srnoland# define R600_NUM_PS_STACK_ENTRIES(x) ((x) << 0) 1645189499Srnoland# define R600_NUM_VS_STACK_ENTRIES(x) ((x) << 16) 1646189499Srnoland#define R600_SQ_STACK_RESOURCE_MGMT_2 0x8c14 1647189499Srnoland# define R600_NUM_GS_STACK_ENTRIES(x) ((x) << 0) 1648189499Srnoland# define R600_NUM_ES_STACK_ENTRIES(x) ((x) << 16) 1649189499Srnoland#define R600_SQ_MS_FIFO_SIZES 0x8cf0 1650189499Srnoland# define R600_CACHE_FIFO_SIZE(x) ((x) << 0) 1651189499Srnoland# define R600_FETCH_FIFO_HIWATER(x) ((x) << 8) 1652189499Srnoland# define R600_DONE_FIFO_HIWATER(x) ((x) << 16) 1653189499Srnoland# define R600_ALU_UPDATE_FIFO_HIWATER(x) ((x) << 24) 1654189499Srnoland#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_0 0x8db0 1655189499Srnoland# define R700_SIMDA_RING0(x) ((x) << 0) 1656189499Srnoland# define R700_SIMDA_RING1(x) ((x) << 8) 1657189499Srnoland# define R700_SIMDB_RING0(x) ((x) << 16) 1658189499Srnoland# define R700_SIMDB_RING1(x) ((x) << 24) 1659189499Srnoland#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_1 0x8db4 1660189499Srnoland#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_2 0x8db8 1661189499Srnoland#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_3 0x8dbc 1662189499Srnoland#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_4 0x8dc0 1663189499Srnoland#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_5 0x8dc4 1664189499Srnoland#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_6 0x8dc8 1665189499Srnoland#define R700_SQ_DYN_GPR_SIZE_SIMD_AB_7 0x8dcc 1666189499Srnoland 1667189499Srnoland#define R600_SPI_PS_IN_CONTROL_0 0x286cc 1668189499Srnoland# define R600_NUM_INTERP(x) ((x) << 0) 1669189499Srnoland# define R600_POSITION_ENA (1 << 8) 1670189499Srnoland# define R600_POSITION_CENTROID (1 << 9) 1671189499Srnoland# define R600_POSITION_ADDR(x) ((x) << 10) 1672189499Srnoland# define R600_PARAM_GEN(x) ((x) << 15) 1673189499Srnoland# define R600_PARAM_GEN_ADDR(x) ((x) << 19) 1674189499Srnoland# define R600_BARYC_SAMPLE_CNTL(x) ((x) << 26) 1675189499Srnoland# define R600_PERSP_GRADIENT_ENA (1 << 28) 1676189499Srnoland# define R600_LINEAR_GRADIENT_ENA (1 << 29) 1677189499Srnoland# define R600_POSITION_SAMPLE (1 << 30) 1678189499Srnoland# define R600_BARYC_AT_SAMPLE_ENA (1 << 31) 1679189499Srnoland#define R600_SPI_PS_IN_CONTROL_1 0x286d0 1680189499Srnoland# define R600_GEN_INDEX_PIX (1 << 0) 1681189499Srnoland# define R600_GEN_INDEX_PIX_ADDR(x) ((x) << 1) 1682189499Srnoland# define R600_FRONT_FACE_ENA (1 << 8) 1683189499Srnoland# define R600_FRONT_FACE_CHAN(x) ((x) << 9) 1684189499Srnoland# define R600_FRONT_FACE_ALL_BITS (1 << 11) 1685189499Srnoland# define R600_FRONT_FACE_ADDR(x) ((x) << 12) 1686189499Srnoland# define R600_FOG_ADDR(x) ((x) << 17) 1687189499Srnoland# define R600_FIXED_PT_POSITION_ENA (1 << 24) 1688189499Srnoland# define R600_FIXED_PT_POSITION_ADDR(x) ((x) << 25) 1689189499Srnoland# define R700_POSITION_ULC (1 << 30) 1690189499Srnoland#define R600_SPI_INPUT_Z 0x286d8 1691189499Srnoland 1692189499Srnoland#define R600_SPI_CONFIG_CNTL 0x9100 1693189499Srnoland# define R600_GPR_WRITE_PRIORITY(x) ((x) << 0) 1694189499Srnoland# define R600_DISABLE_INTERP_1 (1 << 5) 1695189499Srnoland#define R600_SPI_CONFIG_CNTL_1 0x913c 1696189499Srnoland# define R600_VTX_DONE_DELAY(x) ((x) << 0) 1697189499Srnoland# define R600_INTERP_ONE_PRIM_PER_ROW (1 << 4) 1698189499Srnoland 1699189499Srnoland#define R600_GB_TILING_CONFIG 0x98f0 1700189499Srnoland# define R600_PIPE_TILING(x) ((x) << 1) 1701189499Srnoland# define R600_BANK_TILING(x) ((x) << 4) 1702189499Srnoland# define R600_GROUP_SIZE(x) ((x) << 6) 1703189499Srnoland# define R600_ROW_TILING(x) ((x) << 8) 1704189499Srnoland# define R600_BANK_SWAPS(x) ((x) << 11) 1705189499Srnoland# define R600_SAMPLE_SPLIT(x) ((x) << 14) 1706189499Srnoland# define R600_BACKEND_MAP(x) ((x) << 16) 1707189499Srnoland#define R600_DCP_TILING_CONFIG 0x6ca0 1708189499Srnoland#define R600_HDP_TILING_CONFIG 0x2f3c 1709189499Srnoland 1710189499Srnoland#define R600_CC_RB_BACKEND_DISABLE 0x98f4 1711189499Srnoland#define R700_CC_SYS_RB_BACKEND_DISABLE 0x3f88 1712189499Srnoland# define R600_BACKEND_DISABLE(x) ((x) << 16) 1713189499Srnoland 1714189499Srnoland#define R600_CC_GC_SHADER_PIPE_CONFIG 0x8950 1715189499Srnoland#define R600_GC_USER_SHADER_PIPE_CONFIG 0x8954 1716189499Srnoland# define R600_INACTIVE_QD_PIPES(x) ((x) << 8) 1717189499Srnoland# define R600_INACTIVE_QD_PIPES_MASK (0xff << 8) 1718189499Srnoland# define R600_INACTIVE_SIMDS(x) ((x) << 16) 1719189499Srnoland# define R600_INACTIVE_SIMDS_MASK (0xff << 16) 1720189499Srnoland 1721189499Srnoland#define R700_CGTS_SYS_TCC_DISABLE 0x3f90 1722189499Srnoland#define R700_CGTS_USER_SYS_TCC_DISABLE 0x3f94 1723189499Srnoland#define R700_CGTS_TCC_DISABLE 0x9148 1724189499Srnoland#define R700_CGTS_USER_TCC_DISABLE 0x914c 1725189499Srnoland 172695584Sanholt/* Constants */ 172795584Sanholt#define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */ 172895584Sanholt 172995584Sanholt#define RADEON_LAST_FRAME_REG RADEON_SCRATCH_REG0 173095584Sanholt#define RADEON_LAST_DISPATCH_REG RADEON_SCRATCH_REG1 173195584Sanholt#define RADEON_LAST_CLEAR_REG RADEON_SCRATCH_REG2 1732112015Sanholt#define RADEON_LAST_SWI_REG RADEON_SCRATCH_REG3 173395584Sanholt#define RADEON_LAST_DISPATCH 1 173495584Sanholt 1735189499Srnoland#define R600_LAST_FRAME_REG R600_SCRATCH_REG0 1736189499Srnoland#define R600_LAST_DISPATCH_REG R600_SCRATCH_REG1 1737189499Srnoland#define R600_LAST_CLEAR_REG R600_SCRATCH_REG2 1738189499Srnoland#define R600_LAST_SWI_REG R600_SCRATCH_REG3 1739189499Srnoland 174095584Sanholt#define RADEON_MAX_VB_AGE 0x7fffffff 174195584Sanholt#define RADEON_MAX_VB_VERTS (0xffff) 174295584Sanholt 174395584Sanholt#define RADEON_RING_HIGH_MARK 128 174495584Sanholt 1745152909Sanholt#define RADEON_PCIGART_TABLE_SIZE (32*1024) 1746152909Sanholt 1747189499Srnoland#define RADEON_READ(reg) DRM_READ32( dev_priv->mmio, (reg) ) 1748189499Srnoland#define RADEON_WRITE(reg, val) \ 1749189499Srnolanddo { \ 1750189499Srnoland if (reg < 0x10000) { \ 1751189499Srnoland DRM_WRITE32(dev_priv->mmio, (reg), (val)); \ 1752189499Srnoland } else { \ 1753189499Srnoland DRM_WRITE32(dev_priv->mmio, RADEON_MM_INDEX, (reg)); \ 1754189499Srnoland DRM_WRITE32(dev_priv->mmio, RADEON_MM_DATA, (val)); \ 1755189499Srnoland } \ 1756189499Srnoland} while (0) 1757112015Sanholt#define RADEON_READ8(reg) DRM_READ8( dev_priv->mmio, (reg) ) 1758112015Sanholt#define RADEON_WRITE8(reg,val) DRM_WRITE8( dev_priv->mmio, (reg), (val) ) 175995584Sanholt 1760189499Srnoland#define RADEON_WRITE_PLL(addr, val) \ 176195584Sanholtdo { \ 1762189499Srnoland RADEON_WRITE8(RADEON_CLOCK_CNTL_INDEX, \ 176395584Sanholt ((addr) & 0x1f) | RADEON_PLL_WR_EN ); \ 1764189499Srnoland RADEON_WRITE(RADEON_CLOCK_CNTL_DATA, (val)); \ 176595584Sanholt} while (0) 176695584Sanholt 1767189499Srnoland#define RADEON_WRITE_PCIE(addr, val) \ 1768148211Sanholtdo { \ 1769189499Srnoland RADEON_WRITE8(RADEON_PCIE_INDEX, \ 1770148211Sanholt ((addr) & 0xff)); \ 1771189499Srnoland RADEON_WRITE(RADEON_PCIE_DATA, (val)); \ 1772148211Sanholt} while (0) 1773148211Sanholt 1774189499Srnoland#define R500_WRITE_MCIND(addr, val) \ 1775182080Srnolanddo { \ 1776182080Srnoland RADEON_WRITE(R520_MC_IND_INDEX, 0xff0000 | ((addr) & 0xff)); \ 1777182080Srnoland RADEON_WRITE(R520_MC_IND_DATA, (val)); \ 1778182080Srnoland RADEON_WRITE(R520_MC_IND_INDEX, 0); \ 1779182080Srnoland} while (0) 1780182080Srnoland 1781189499Srnoland#define RS480_WRITE_MCIND(addr, val) \ 1782182080Srnolanddo { \ 1783189499Srnoland RADEON_WRITE(RS480_NB_MC_INDEX, \ 1784182080Srnoland ((addr) & 0xff) | RS480_NB_MC_IND_WR_EN); \ 1785189499Srnoland RADEON_WRITE(RS480_NB_MC_DATA, (val)); \ 1786189499Srnoland RADEON_WRITE(RS480_NB_MC_INDEX, 0xff); \ 1787182080Srnoland} while (0) 1788182080Srnoland 1789189499Srnoland#define RS690_WRITE_MCIND(addr, val) \ 1790182080Srnolanddo { \ 1791182080Srnoland RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_EN | ((addr) & RS690_MC_INDEX_MASK)); \ 1792182080Srnoland RADEON_WRITE(RS690_MC_DATA, val); \ 1793182080Srnoland RADEON_WRITE(RS690_MC_INDEX, RS690_MC_INDEX_WR_ACK); \ 1794182080Srnoland} while (0) 1795182080Srnoland 1796189499Srnoland#define RS600_WRITE_MCIND(addr, val) \ 1797189499Srnolanddo { \ 1798189499Srnoland RADEON_WRITE(RS600_MC_INDEX, RS600_MC_IND_WR_EN | RS600_MC_IND_CITF_ARB0 | ((addr) & RS600_MC_ADDR_MASK)); \ 1799189499Srnoland RADEON_WRITE(RS600_MC_DATA, val); \ 1800189499Srnoland} while (0) 1801189499Srnoland 1802189499Srnoland#define IGP_WRITE_MCIND(addr, val) \ 1803182080Srnolanddo { \ 1804189499Srnoland if (((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS690) || \ 1805189499Srnoland ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS740)) \ 1806189499Srnoland RS690_WRITE_MCIND(addr, val); \ 1807189499Srnoland else if ((dev_priv->flags & RADEON_FAMILY_MASK) == CHIP_RS600) \ 1808189499Srnoland RS600_WRITE_MCIND(addr, val); \ 1809189499Srnoland else \ 1810189499Srnoland RS480_WRITE_MCIND(addr, val); \ 1811182080Srnoland} while (0) 1812182080Srnoland 181395584Sanholt#define CP_PACKET0( reg, n ) \ 181495584Sanholt (RADEON_CP_PACKET0 | ((n) << 16) | ((reg) >> 2)) 181595584Sanholt#define CP_PACKET0_TABLE( reg, n ) \ 181695584Sanholt (RADEON_CP_PACKET0 | RADEON_ONE_REG_WR | ((n) << 16) | ((reg) >> 2)) 181795584Sanholt#define CP_PACKET1( reg0, reg1 ) \ 181895584Sanholt (RADEON_CP_PACKET1 | (((reg1) >> 2) << 15) | ((reg0) >> 2)) 181995584Sanholt#define CP_PACKET2() \ 182095584Sanholt (RADEON_CP_PACKET2) 182195584Sanholt#define CP_PACKET3( pkt, n ) \ 182295584Sanholt (RADEON_CP_PACKET3 | (pkt) | ((n) << 16)) 182395584Sanholt 182495584Sanholt/* ================================================================ 182595584Sanholt * Engine control helper macros 182695584Sanholt */ 182795584Sanholt 182895584Sanholt#define RADEON_WAIT_UNTIL_2D_IDLE() do { \ 182995584Sanholt OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \ 183095584Sanholt OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \ 183195584Sanholt RADEON_WAIT_HOST_IDLECLEAN) ); \ 183295584Sanholt} while (0) 183395584Sanholt 183495584Sanholt#define RADEON_WAIT_UNTIL_3D_IDLE() do { \ 183595584Sanholt OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \ 183695584Sanholt OUT_RING( (RADEON_WAIT_3D_IDLECLEAN | \ 183795584Sanholt RADEON_WAIT_HOST_IDLECLEAN) ); \ 183895584Sanholt} while (0) 183995584Sanholt 184095584Sanholt#define RADEON_WAIT_UNTIL_IDLE() do { \ 184195584Sanholt OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \ 184295584Sanholt OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \ 184395584Sanholt RADEON_WAIT_3D_IDLECLEAN | \ 184495584Sanholt RADEON_WAIT_HOST_IDLECLEAN) ); \ 184595584Sanholt} while (0) 184695584Sanholt 184795584Sanholt#define RADEON_WAIT_UNTIL_PAGE_FLIPPED() do { \ 184895584Sanholt OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \ 184995584Sanholt OUT_RING( RADEON_WAIT_CRTC_PFLIP ); \ 185095584Sanholt} while (0) 185195584Sanholt 185295584Sanholt#define RADEON_FLUSH_CACHE() do { \ 1853182080Srnoland if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \ 1854189499Srnoland OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \ 1855189499Srnoland OUT_RING(RADEON_RB3D_DC_FLUSH); \ 1856182080Srnoland } else { \ 1857189499Srnoland OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \ 1858189499Srnoland OUT_RING(R300_RB3D_DC_FLUSH); \ 1859189499Srnoland } \ 186095584Sanholt} while (0) 186195584Sanholt 186295584Sanholt#define RADEON_PURGE_CACHE() do { \ 1863182080Srnoland if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \ 1864189499Srnoland OUT_RING(CP_PACKET0(RADEON_RB3D_DSTCACHE_CTLSTAT, 0)); \ 1865189499Srnoland OUT_RING(RADEON_RB3D_DC_FLUSH | RADEON_RB3D_DC_FREE); \ 1866182080Srnoland } else { \ 1867189499Srnoland OUT_RING(CP_PACKET0(R300_RB3D_DSTCACHE_CTLSTAT, 0)); \ 1868189499Srnoland OUT_RING(R300_RB3D_DC_FLUSH | R300_RB3D_DC_FREE); \ 1869189499Srnoland } \ 187095584Sanholt} while (0) 187195584Sanholt 187295584Sanholt#define RADEON_FLUSH_ZCACHE() do { \ 1873182080Srnoland if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \ 1874189499Srnoland OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \ 1875189499Srnoland OUT_RING(RADEON_RB3D_ZC_FLUSH); \ 1876182080Srnoland } else { \ 1877189499Srnoland OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0)); \ 1878189499Srnoland OUT_RING(R300_ZC_FLUSH); \ 1879189499Srnoland } \ 188095584Sanholt} while (0) 188195584Sanholt 188295584Sanholt#define RADEON_PURGE_ZCACHE() do { \ 1883182080Srnoland if ((dev_priv->flags & RADEON_FAMILY_MASK) <= CHIP_RV280) { \ 1884189499Srnoland OUT_RING(CP_PACKET0(RADEON_RB3D_ZCACHE_CTLSTAT, 0)); \ 1885189499Srnoland OUT_RING(RADEON_RB3D_ZC_FLUSH | RADEON_RB3D_ZC_FREE); \ 1886182080Srnoland } else { \ 1887189499Srnoland OUT_RING(CP_PACKET0(R300_ZB_ZCACHE_CTLSTAT, 0)); \ 1888189499Srnoland OUT_RING(R300_ZC_FLUSH | R300_ZC_FREE); \ 1889189499Srnoland } \ 189095584Sanholt} while (0) 189195584Sanholt 189295584Sanholt/* ================================================================ 189395584Sanholt * Misc helper macros 189495584Sanholt */ 189595584Sanholt 1896145132Sanholt/* Perfbox functionality only. 1897112015Sanholt */ 189895584Sanholt#define RING_SPACE_TEST_WITH_RETURN( dev_priv ) \ 189995584Sanholtdo { \ 1900112015Sanholt if (!(dev_priv->stats.boxes & RADEON_BOX_DMA_IDLE)) { \ 1901113995Sanholt u32 head = GET_RING_HEAD( dev_priv ); \ 1902112015Sanholt if (head == dev_priv->ring.tail) \ 1903112015Sanholt dev_priv->stats.boxes |= RADEON_BOX_DMA_IDLE; \ 190495584Sanholt } \ 190595584Sanholt} while (0) 190695584Sanholt 190795584Sanholt#define VB_AGE_TEST_WITH_RETURN( dev_priv ) \ 1908189499Srnolanddo { \ 1909189499Srnoland drm_radeon_sarea_t *sarea_priv = dev_priv->sarea_priv; \ 191095584Sanholt if ( sarea_priv->last_dispatch >= RADEON_MAX_VB_AGE ) { \ 1911189499Srnoland int __ret; \ 1912189499Srnoland if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600) \ 1913189499Srnoland __ret = r600_do_cp_idle(dev_priv); \ 1914189499Srnoland else \ 1915189499Srnoland __ret = radeon_do_cp_idle(dev_priv); \ 191695584Sanholt if ( __ret ) return __ret; \ 191795584Sanholt sarea_priv->last_dispatch = 0; \ 191895584Sanholt radeon_freelist_reset( dev ); \ 191995584Sanholt } \ 192095584Sanholt} while (0) 192195584Sanholt 192295584Sanholt#define RADEON_DISPATCH_AGE( age ) do { \ 192395584Sanholt OUT_RING( CP_PACKET0( RADEON_LAST_DISPATCH_REG, 0 ) ); \ 192495584Sanholt OUT_RING( age ); \ 192595584Sanholt} while (0) 192695584Sanholt 192795584Sanholt#define RADEON_FRAME_AGE( age ) do { \ 192895584Sanholt OUT_RING( CP_PACKET0( RADEON_LAST_FRAME_REG, 0 ) ); \ 192995584Sanholt OUT_RING( age ); \ 193095584Sanholt} while (0) 193195584Sanholt 193295584Sanholt#define RADEON_CLEAR_AGE( age ) do { \ 193395584Sanholt OUT_RING( CP_PACKET0( RADEON_LAST_CLEAR_REG, 0 ) ); \ 193495584Sanholt OUT_RING( age ); \ 193595584Sanholt} while (0) 193695584Sanholt 1937189499Srnoland#define R600_DISPATCH_AGE(age) do { \ 1938189499Srnoland OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \ 1939189499Srnoland OUT_RING((R600_LAST_DISPATCH_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \ 1940189499Srnoland OUT_RING(age); \ 1941189499Srnoland} while (0) 1942189499Srnoland 1943189499Srnoland#define R600_FRAME_AGE(age) do { \ 1944189499Srnoland OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \ 1945189499Srnoland OUT_RING((R600_LAST_FRAME_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \ 1946189499Srnoland OUT_RING(age); \ 1947189499Srnoland} while (0) 1948189499Srnoland 1949189499Srnoland#define R600_CLEAR_AGE(age) do { \ 1950189499Srnoland OUT_RING(CP_PACKET3(R600_IT_SET_CONFIG_REG, 1)); \ 1951189499Srnoland OUT_RING((R600_LAST_CLEAR_REG - R600_SET_CONFIG_REG_OFFSET) >> 2); \ 1952189499Srnoland OUT_RING(age); \ 1953189499Srnoland} while (0) 1954189499Srnoland 195595584Sanholt/* ================================================================ 195695584Sanholt * Ring control 195795584Sanholt */ 195895584Sanholt 195995584Sanholt#define RADEON_VERBOSE 0 196095584Sanholt 1961189499Srnoland#define RING_LOCALS int write, _nr, _align_nr; unsigned int mask; u32 *ring; 196295584Sanholt 196395584Sanholt#define BEGIN_RING( n ) do { \ 196495584Sanholt if ( RADEON_VERBOSE ) { \ 1965182080Srnoland DRM_INFO( "BEGIN_RING( %d )\n", (n)); \ 196695584Sanholt } \ 1967189499Srnoland _align_nr = (n + 0xf) & ~0xf; \ 1968189499Srnoland if (dev_priv->ring.space <= (_align_nr * sizeof(u32))) { \ 1969189499Srnoland COMMIT_RING(); \ 1970189499Srnoland radeon_wait_ring( dev_priv, _align_nr * sizeof(u32)); \ 197195584Sanholt } \ 1972112015Sanholt _nr = n; dev_priv->ring.space -= (n) * sizeof(u32); \ 197395584Sanholt ring = dev_priv->ring.start; \ 197495584Sanholt write = dev_priv->ring.tail; \ 197595584Sanholt mask = dev_priv->ring.tail_mask; \ 197695584Sanholt} while (0) 197795584Sanholt 197895584Sanholt#define ADVANCE_RING() do { \ 197995584Sanholt if ( RADEON_VERBOSE ) { \ 198095584Sanholt DRM_INFO( "ADVANCE_RING() wr=0x%06x tail=0x%06x\n", \ 198195584Sanholt write, dev_priv->ring.tail ); \ 198295584Sanholt } \ 1983112015Sanholt if (((dev_priv->ring.tail + _nr) & mask) != write) { \ 1984182080Srnoland DRM_ERROR( \ 1985112015Sanholt "ADVANCE_RING(): mismatch: nr: %x write: %x line: %d\n", \ 1986112015Sanholt ((dev_priv->ring.tail + _nr) & mask), \ 1987189499Srnoland write, __LINE__); \ 1988112015Sanholt } else \ 1989112015Sanholt dev_priv->ring.tail = write; \ 199095584Sanholt} while (0) 199195584Sanholt 1992189499Srnolandextern void radeon_commit_ring(drm_radeon_private_t *dev_priv); 1993189499Srnoland 1994112015Sanholt#define COMMIT_RING() do { \ 1995189499Srnoland radeon_commit_ring(dev_priv); \ 1996189499Srnoland } while(0) 1997112015Sanholt 199895584Sanholt#define OUT_RING( x ) do { \ 199995584Sanholt if ( RADEON_VERBOSE ) { \ 200095584Sanholt DRM_INFO( " OUT_RING( 0x%08x ) at 0x%x\n", \ 200195584Sanholt (unsigned int)(x), write ); \ 200295584Sanholt } \ 200395584Sanholt ring[write++] = (x); \ 200495584Sanholt write &= mask; \ 200595584Sanholt} while (0) 200695584Sanholt 2007112015Sanholt#define OUT_RING_REG( reg, val ) do { \ 2008112015Sanholt OUT_RING( CP_PACKET0( reg, 0 ) ); \ 2009112015Sanholt OUT_RING( val ); \ 2010112015Sanholt} while (0) 201195584Sanholt 2012189499Srnoland#define OUT_RING_TABLE( tab, sz ) do { \ 2013112015Sanholt int _size = (sz); \ 2014145132Sanholt int *_tab = (int *)(tab); \ 2015112015Sanholt \ 2016112015Sanholt if (write + _size > mask) { \ 2017145132Sanholt int _i = (mask+1) - write; \ 2018145132Sanholt _size -= _i; \ 2019189499Srnoland while (_i > 0 ) { \ 2020145132Sanholt *(int *)(ring + write) = *_tab++; \ 2021145132Sanholt write++; \ 2022145132Sanholt _i--; \ 2023145132Sanholt } \ 2024112015Sanholt write = 0; \ 2025145132Sanholt _tab += _i; \ 2026112015Sanholt } \ 2027145132Sanholt while (_size > 0) { \ 2028145132Sanholt *(ring + write) = *_tab++; \ 2029145132Sanholt write++; \ 2030145132Sanholt _size--; \ 2031145132Sanholt } \ 2032112015Sanholt write &= mask; \ 2033112015Sanholt} while (0) 2034112015Sanholt 2035145132Sanholt#endif /* __RADEON_DRV_H__ */ 2036