ARMISelDAGToDAG.cpp revision 195098
1193323Sed//===-- ARMISelDAGToDAG.cpp - A dag to dag inst selector for ARM ----------===// 2193323Sed// 3193323Sed// The LLVM Compiler Infrastructure 4193323Sed// 5193323Sed// This file is distributed under the University of Illinois Open Source 6193323Sed// License. See LICENSE.TXT for details. 7193323Sed// 8193323Sed//===----------------------------------------------------------------------===// 9193323Sed// 10193323Sed// This file defines an instruction selector for the ARM target. 11193323Sed// 12193323Sed//===----------------------------------------------------------------------===// 13193323Sed 14193323Sed#include "ARM.h" 15193323Sed#include "ARMAddressingModes.h" 16193323Sed#include "ARMConstantPoolValue.h" 17193323Sed#include "ARMISelLowering.h" 18193323Sed#include "ARMTargetMachine.h" 19193323Sed#include "llvm/CallingConv.h" 20193323Sed#include "llvm/Constants.h" 21193323Sed#include "llvm/DerivedTypes.h" 22193323Sed#include "llvm/Function.h" 23193323Sed#include "llvm/Intrinsics.h" 24193323Sed#include "llvm/CodeGen/MachineFrameInfo.h" 25193323Sed#include "llvm/CodeGen/MachineFunction.h" 26193323Sed#include "llvm/CodeGen/MachineInstrBuilder.h" 27193323Sed#include "llvm/CodeGen/SelectionDAG.h" 28193323Sed#include "llvm/CodeGen/SelectionDAGISel.h" 29193323Sed#include "llvm/Target/TargetLowering.h" 30193323Sed#include "llvm/Target/TargetOptions.h" 31193323Sed#include "llvm/Support/Compiler.h" 32193323Sed#include "llvm/Support/Debug.h" 33193323Sedusing namespace llvm; 34193323Sed 35194710Sedstatic const unsigned arm_dsubreg_0 = 5; 36194710Sedstatic const unsigned arm_dsubreg_1 = 6; 37194710Sed 38193323Sed//===--------------------------------------------------------------------===// 39193323Sed/// ARMDAGToDAGISel - ARM specific code to select ARM machine 40193323Sed/// instructions for SelectionDAG operations. 41193323Sed/// 42193323Sednamespace { 43193323Sedclass ARMDAGToDAGISel : public SelectionDAGISel { 44195098Sed ARMBaseTargetMachine &TM; 45193323Sed 46193323Sed /// Subtarget - Keep a pointer to the ARMSubtarget around so that we can 47193323Sed /// make the right decision when generating code for different targets. 48193323Sed const ARMSubtarget *Subtarget; 49193323Sed 50193323Sedpublic: 51195098Sed explicit ARMDAGToDAGISel(ARMBaseTargetMachine &tm) 52193323Sed : SelectionDAGISel(tm), TM(tm), 53193323Sed Subtarget(&TM.getSubtarget<ARMSubtarget>()) { 54193323Sed } 55193323Sed 56193323Sed virtual const char *getPassName() const { 57193323Sed return "ARM Instruction Selection"; 58194612Sed } 59194612Sed 60194612Sed /// getI32Imm - Return a target constant with the specified value, of type i32. 61194612Sed inline SDValue getI32Imm(unsigned Imm) { 62194612Sed return CurDAG->getTargetConstant(Imm, MVT::i32); 63194612Sed } 64194612Sed 65193323Sed SDNode *Select(SDValue Op); 66193323Sed virtual void InstructionSelect(); 67193323Sed bool SelectAddrMode2(SDValue Op, SDValue N, SDValue &Base, 68193323Sed SDValue &Offset, SDValue &Opc); 69193323Sed bool SelectAddrMode2Offset(SDValue Op, SDValue N, 70193323Sed SDValue &Offset, SDValue &Opc); 71193323Sed bool SelectAddrMode3(SDValue Op, SDValue N, SDValue &Base, 72193323Sed SDValue &Offset, SDValue &Opc); 73193323Sed bool SelectAddrMode3Offset(SDValue Op, SDValue N, 74193323Sed SDValue &Offset, SDValue &Opc); 75193323Sed bool SelectAddrMode5(SDValue Op, SDValue N, SDValue &Base, 76193323Sed SDValue &Offset); 77193323Sed 78193323Sed bool SelectAddrModePC(SDValue Op, SDValue N, SDValue &Offset, 79193323Sed SDValue &Label); 80193323Sed 81193323Sed bool SelectThumbAddrModeRR(SDValue Op, SDValue N, SDValue &Base, 82193323Sed SDValue &Offset); 83193323Sed bool SelectThumbAddrModeRI5(SDValue Op, SDValue N, unsigned Scale, 84193323Sed SDValue &Base, SDValue &OffImm, 85193323Sed SDValue &Offset); 86193323Sed bool SelectThumbAddrModeS1(SDValue Op, SDValue N, SDValue &Base, 87193323Sed SDValue &OffImm, SDValue &Offset); 88193323Sed bool SelectThumbAddrModeS2(SDValue Op, SDValue N, SDValue &Base, 89193323Sed SDValue &OffImm, SDValue &Offset); 90193323Sed bool SelectThumbAddrModeS4(SDValue Op, SDValue N, SDValue &Base, 91193323Sed SDValue &OffImm, SDValue &Offset); 92193323Sed bool SelectThumbAddrModeSP(SDValue Op, SDValue N, SDValue &Base, 93193323Sed SDValue &OffImm); 94193323Sed 95193323Sed bool SelectShifterOperandReg(SDValue Op, SDValue N, SDValue &A, 96193323Sed SDValue &B, SDValue &C); 97195098Sed bool SelectT2ShifterOperandReg(SDValue Op, SDValue N, 98195098Sed SDValue &BaseReg, SDValue &Opc); 99193323Sed 100193323Sed // Include the pieces autogenerated from the target description. 101193323Sed#include "ARMGenDAGISel.inc" 102193323Sed 103193323Sedprivate: 104193323Sed /// SelectInlineAsmMemoryOperand - Implement addressing mode selection for 105193323Sed /// inline asm expressions. 106193323Sed virtual bool SelectInlineAsmMemoryOperand(const SDValue &Op, 107193323Sed char ConstraintCode, 108193323Sed std::vector<SDValue> &OutOps); 109193323Sed}; 110193323Sed} 111193323Sed 112193323Sedvoid ARMDAGToDAGISel::InstructionSelect() { 113193323Sed DEBUG(BB->dump()); 114193323Sed 115193323Sed SelectRoot(*CurDAG); 116193323Sed CurDAG->RemoveDeadNodes(); 117193323Sed} 118193323Sed 119193323Sedbool ARMDAGToDAGISel::SelectAddrMode2(SDValue Op, SDValue N, 120193323Sed SDValue &Base, SDValue &Offset, 121193323Sed SDValue &Opc) { 122193323Sed if (N.getOpcode() == ISD::MUL) { 123193323Sed if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) { 124193323Sed // X * [3,5,9] -> X + X * [2,4,8] etc. 125193323Sed int RHSC = (int)RHS->getZExtValue(); 126193323Sed if (RHSC & 1) { 127193323Sed RHSC = RHSC & ~1; 128193323Sed ARM_AM::AddrOpc AddSub = ARM_AM::add; 129193323Sed if (RHSC < 0) { 130193323Sed AddSub = ARM_AM::sub; 131193323Sed RHSC = - RHSC; 132193323Sed } 133193323Sed if (isPowerOf2_32(RHSC)) { 134193323Sed unsigned ShAmt = Log2_32(RHSC); 135193323Sed Base = Offset = N.getOperand(0); 136193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt, 137193323Sed ARM_AM::lsl), 138193323Sed MVT::i32); 139193323Sed return true; 140193323Sed } 141193323Sed } 142193323Sed } 143193323Sed } 144193323Sed 145193323Sed if (N.getOpcode() != ISD::ADD && N.getOpcode() != ISD::SUB) { 146193323Sed Base = N; 147193323Sed if (N.getOpcode() == ISD::FrameIndex) { 148193323Sed int FI = cast<FrameIndexSDNode>(N)->getIndex(); 149193323Sed Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy()); 150193323Sed } else if (N.getOpcode() == ARMISD::Wrapper) { 151193323Sed Base = N.getOperand(0); 152193323Sed } 153193323Sed Offset = CurDAG->getRegister(0, MVT::i32); 154193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(ARM_AM::add, 0, 155193323Sed ARM_AM::no_shift), 156193323Sed MVT::i32); 157193323Sed return true; 158193323Sed } 159193323Sed 160193323Sed // Match simple R +/- imm12 operands. 161193323Sed if (N.getOpcode() == ISD::ADD) 162193323Sed if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) { 163193323Sed int RHSC = (int)RHS->getZExtValue(); 164193323Sed if ((RHSC >= 0 && RHSC < 0x1000) || 165193323Sed (RHSC < 0 && RHSC > -0x1000)) { // 12 bits. 166193323Sed Base = N.getOperand(0); 167193323Sed if (Base.getOpcode() == ISD::FrameIndex) { 168193323Sed int FI = cast<FrameIndexSDNode>(Base)->getIndex(); 169193323Sed Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy()); 170193323Sed } 171193323Sed Offset = CurDAG->getRegister(0, MVT::i32); 172193323Sed 173193323Sed ARM_AM::AddrOpc AddSub = ARM_AM::add; 174193323Sed if (RHSC < 0) { 175193323Sed AddSub = ARM_AM::sub; 176193323Sed RHSC = - RHSC; 177193323Sed } 178193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, RHSC, 179193323Sed ARM_AM::no_shift), 180193323Sed MVT::i32); 181193323Sed return true; 182193323Sed } 183193323Sed } 184193323Sed 185193323Sed // Otherwise this is R +/- [possibly shifted] R 186193323Sed ARM_AM::AddrOpc AddSub = N.getOpcode() == ISD::ADD ? ARM_AM::add:ARM_AM::sub; 187193323Sed ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(N.getOperand(1)); 188193323Sed unsigned ShAmt = 0; 189193323Sed 190193323Sed Base = N.getOperand(0); 191193323Sed Offset = N.getOperand(1); 192193323Sed 193193323Sed if (ShOpcVal != ARM_AM::no_shift) { 194193323Sed // Check to see if the RHS of the shift is a constant, if not, we can't fold 195193323Sed // it. 196193323Sed if (ConstantSDNode *Sh = 197193323Sed dyn_cast<ConstantSDNode>(N.getOperand(1).getOperand(1))) { 198193323Sed ShAmt = Sh->getZExtValue(); 199193323Sed Offset = N.getOperand(1).getOperand(0); 200193323Sed } else { 201193323Sed ShOpcVal = ARM_AM::no_shift; 202193323Sed } 203193323Sed } 204193323Sed 205193323Sed // Try matching (R shl C) + (R). 206193323Sed if (N.getOpcode() == ISD::ADD && ShOpcVal == ARM_AM::no_shift) { 207193323Sed ShOpcVal = ARM_AM::getShiftOpcForNode(N.getOperand(0)); 208193323Sed if (ShOpcVal != ARM_AM::no_shift) { 209193323Sed // Check to see if the RHS of the shift is a constant, if not, we can't 210193323Sed // fold it. 211193323Sed if (ConstantSDNode *Sh = 212193323Sed dyn_cast<ConstantSDNode>(N.getOperand(0).getOperand(1))) { 213193323Sed ShAmt = Sh->getZExtValue(); 214193323Sed Offset = N.getOperand(0).getOperand(0); 215193323Sed Base = N.getOperand(1); 216193323Sed } else { 217193323Sed ShOpcVal = ARM_AM::no_shift; 218193323Sed } 219193323Sed } 220193323Sed } 221193323Sed 222193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt, ShOpcVal), 223193323Sed MVT::i32); 224193323Sed return true; 225193323Sed} 226193323Sed 227193323Sedbool ARMDAGToDAGISel::SelectAddrMode2Offset(SDValue Op, SDValue N, 228193323Sed SDValue &Offset, SDValue &Opc) { 229193323Sed unsigned Opcode = Op.getOpcode(); 230193323Sed ISD::MemIndexedMode AM = (Opcode == ISD::LOAD) 231193323Sed ? cast<LoadSDNode>(Op)->getAddressingMode() 232193323Sed : cast<StoreSDNode>(Op)->getAddressingMode(); 233193323Sed ARM_AM::AddrOpc AddSub = (AM == ISD::PRE_INC || AM == ISD::POST_INC) 234193323Sed ? ARM_AM::add : ARM_AM::sub; 235193323Sed if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(N)) { 236193323Sed int Val = (int)C->getZExtValue(); 237193323Sed if (Val >= 0 && Val < 0x1000) { // 12 bits. 238193323Sed Offset = CurDAG->getRegister(0, MVT::i32); 239193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, Val, 240193323Sed ARM_AM::no_shift), 241193323Sed MVT::i32); 242193323Sed return true; 243193323Sed } 244193323Sed } 245193323Sed 246193323Sed Offset = N; 247193323Sed ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(N); 248193323Sed unsigned ShAmt = 0; 249193323Sed if (ShOpcVal != ARM_AM::no_shift) { 250193323Sed // Check to see if the RHS of the shift is a constant, if not, we can't fold 251193323Sed // it. 252193323Sed if (ConstantSDNode *Sh = dyn_cast<ConstantSDNode>(N.getOperand(1))) { 253193323Sed ShAmt = Sh->getZExtValue(); 254193323Sed Offset = N.getOperand(0); 255193323Sed } else { 256193323Sed ShOpcVal = ARM_AM::no_shift; 257193323Sed } 258193323Sed } 259193323Sed 260193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt, ShOpcVal), 261193323Sed MVT::i32); 262193323Sed return true; 263193323Sed} 264193323Sed 265193323Sed 266193323Sedbool ARMDAGToDAGISel::SelectAddrMode3(SDValue Op, SDValue N, 267193323Sed SDValue &Base, SDValue &Offset, 268193323Sed SDValue &Opc) { 269193323Sed if (N.getOpcode() == ISD::SUB) { 270193323Sed // X - C is canonicalize to X + -C, no need to handle it here. 271193323Sed Base = N.getOperand(0); 272193323Sed Offset = N.getOperand(1); 273193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM3Opc(ARM_AM::sub, 0),MVT::i32); 274193323Sed return true; 275193323Sed } 276193323Sed 277193323Sed if (N.getOpcode() != ISD::ADD) { 278193323Sed Base = N; 279193323Sed if (N.getOpcode() == ISD::FrameIndex) { 280193323Sed int FI = cast<FrameIndexSDNode>(N)->getIndex(); 281193323Sed Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy()); 282193323Sed } 283193323Sed Offset = CurDAG->getRegister(0, MVT::i32); 284193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM3Opc(ARM_AM::add, 0),MVT::i32); 285193323Sed return true; 286193323Sed } 287193323Sed 288193323Sed // If the RHS is +/- imm8, fold into addr mode. 289193323Sed if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) { 290193323Sed int RHSC = (int)RHS->getZExtValue(); 291193323Sed if ((RHSC >= 0 && RHSC < 256) || 292193323Sed (RHSC < 0 && RHSC > -256)) { // note -256 itself isn't allowed. 293193323Sed Base = N.getOperand(0); 294193323Sed if (Base.getOpcode() == ISD::FrameIndex) { 295193323Sed int FI = cast<FrameIndexSDNode>(Base)->getIndex(); 296193323Sed Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy()); 297193323Sed } 298193323Sed Offset = CurDAG->getRegister(0, MVT::i32); 299193323Sed 300193323Sed ARM_AM::AddrOpc AddSub = ARM_AM::add; 301193323Sed if (RHSC < 0) { 302193323Sed AddSub = ARM_AM::sub; 303193323Sed RHSC = - RHSC; 304193323Sed } 305193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM3Opc(AddSub, RHSC),MVT::i32); 306193323Sed return true; 307193323Sed } 308193323Sed } 309193323Sed 310193323Sed Base = N.getOperand(0); 311193323Sed Offset = N.getOperand(1); 312193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM3Opc(ARM_AM::add, 0), MVT::i32); 313193323Sed return true; 314193323Sed} 315193323Sed 316193323Sedbool ARMDAGToDAGISel::SelectAddrMode3Offset(SDValue Op, SDValue N, 317193323Sed SDValue &Offset, SDValue &Opc) { 318193323Sed unsigned Opcode = Op.getOpcode(); 319193323Sed ISD::MemIndexedMode AM = (Opcode == ISD::LOAD) 320193323Sed ? cast<LoadSDNode>(Op)->getAddressingMode() 321193323Sed : cast<StoreSDNode>(Op)->getAddressingMode(); 322193323Sed ARM_AM::AddrOpc AddSub = (AM == ISD::PRE_INC || AM == ISD::POST_INC) 323193323Sed ? ARM_AM::add : ARM_AM::sub; 324193323Sed if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(N)) { 325193323Sed int Val = (int)C->getZExtValue(); 326193323Sed if (Val >= 0 && Val < 256) { 327193323Sed Offset = CurDAG->getRegister(0, MVT::i32); 328193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM3Opc(AddSub, Val), MVT::i32); 329193323Sed return true; 330193323Sed } 331193323Sed } 332193323Sed 333193323Sed Offset = N; 334193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getAM3Opc(AddSub, 0), MVT::i32); 335193323Sed return true; 336193323Sed} 337193323Sed 338193323Sed 339193323Sedbool ARMDAGToDAGISel::SelectAddrMode5(SDValue Op, SDValue N, 340193323Sed SDValue &Base, SDValue &Offset) { 341193323Sed if (N.getOpcode() != ISD::ADD) { 342193323Sed Base = N; 343193323Sed if (N.getOpcode() == ISD::FrameIndex) { 344193323Sed int FI = cast<FrameIndexSDNode>(N)->getIndex(); 345193323Sed Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy()); 346193323Sed } else if (N.getOpcode() == ARMISD::Wrapper) { 347193323Sed Base = N.getOperand(0); 348193323Sed } 349193323Sed Offset = CurDAG->getTargetConstant(ARM_AM::getAM5Opc(ARM_AM::add, 0), 350193323Sed MVT::i32); 351193323Sed return true; 352193323Sed } 353193323Sed 354193323Sed // If the RHS is +/- imm8, fold into addr mode. 355193323Sed if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) { 356193323Sed int RHSC = (int)RHS->getZExtValue(); 357193323Sed if ((RHSC & 3) == 0) { // The constant is implicitly multiplied by 4. 358193323Sed RHSC >>= 2; 359193323Sed if ((RHSC >= 0 && RHSC < 256) || 360193323Sed (RHSC < 0 && RHSC > -256)) { // note -256 itself isn't allowed. 361193323Sed Base = N.getOperand(0); 362193323Sed if (Base.getOpcode() == ISD::FrameIndex) { 363193323Sed int FI = cast<FrameIndexSDNode>(Base)->getIndex(); 364193323Sed Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy()); 365193323Sed } 366193323Sed 367193323Sed ARM_AM::AddrOpc AddSub = ARM_AM::add; 368193323Sed if (RHSC < 0) { 369193323Sed AddSub = ARM_AM::sub; 370193323Sed RHSC = - RHSC; 371193323Sed } 372193323Sed Offset = CurDAG->getTargetConstant(ARM_AM::getAM5Opc(AddSub, RHSC), 373193323Sed MVT::i32); 374193323Sed return true; 375193323Sed } 376193323Sed } 377193323Sed } 378193323Sed 379193323Sed Base = N; 380193323Sed Offset = CurDAG->getTargetConstant(ARM_AM::getAM5Opc(ARM_AM::add, 0), 381193323Sed MVT::i32); 382193323Sed return true; 383193323Sed} 384193323Sed 385193323Sedbool ARMDAGToDAGISel::SelectAddrModePC(SDValue Op, SDValue N, 386193323Sed SDValue &Offset, SDValue &Label) { 387193323Sed if (N.getOpcode() == ARMISD::PIC_ADD && N.hasOneUse()) { 388193323Sed Offset = N.getOperand(0); 389193323Sed SDValue N1 = N.getOperand(1); 390193323Sed Label = CurDAG->getTargetConstant(cast<ConstantSDNode>(N1)->getZExtValue(), 391193323Sed MVT::i32); 392193323Sed return true; 393193323Sed } 394193323Sed return false; 395193323Sed} 396193323Sed 397193323Sedbool ARMDAGToDAGISel::SelectThumbAddrModeRR(SDValue Op, SDValue N, 398193323Sed SDValue &Base, SDValue &Offset){ 399193323Sed // FIXME dl should come from the parent load or store, not the address 400193323Sed DebugLoc dl = Op.getDebugLoc(); 401193323Sed if (N.getOpcode() != ISD::ADD) { 402193323Sed Base = N; 403193323Sed // We must materialize a zero in a reg! Returning a constant here 404193323Sed // wouldn't work without additional code to position the node within 405193323Sed // ISel's topological ordering in a place where ISel will process it 406193323Sed // normally. Instead, just explicitly issue a tMOVri8 node! 407193323Sed Offset = SDValue(CurDAG->getTargetNode(ARM::tMOVi8, dl, MVT::i32, 408193323Sed CurDAG->getTargetConstant(0, MVT::i32)), 0); 409193323Sed return true; 410193323Sed } 411193323Sed 412193323Sed Base = N.getOperand(0); 413193323Sed Offset = N.getOperand(1); 414193323Sed return true; 415193323Sed} 416193323Sed 417193323Sedbool 418193323SedARMDAGToDAGISel::SelectThumbAddrModeRI5(SDValue Op, SDValue N, 419193323Sed unsigned Scale, SDValue &Base, 420193323Sed SDValue &OffImm, SDValue &Offset) { 421193323Sed if (Scale == 4) { 422193323Sed SDValue TmpBase, TmpOffImm; 423193323Sed if (SelectThumbAddrModeSP(Op, N, TmpBase, TmpOffImm)) 424193323Sed return false; // We want to select tLDRspi / tSTRspi instead. 425193323Sed if (N.getOpcode() == ARMISD::Wrapper && 426193323Sed N.getOperand(0).getOpcode() == ISD::TargetConstantPool) 427193323Sed return false; // We want to select tLDRpci instead. 428193323Sed } 429193323Sed 430193323Sed if (N.getOpcode() != ISD::ADD) { 431193323Sed Base = (N.getOpcode() == ARMISD::Wrapper) ? N.getOperand(0) : N; 432193323Sed Offset = CurDAG->getRegister(0, MVT::i32); 433193323Sed OffImm = CurDAG->getTargetConstant(0, MVT::i32); 434193323Sed return true; 435193323Sed } 436193323Sed 437193323Sed // Thumb does not have [sp, r] address mode. 438193323Sed RegisterSDNode *LHSR = dyn_cast<RegisterSDNode>(N.getOperand(0)); 439193323Sed RegisterSDNode *RHSR = dyn_cast<RegisterSDNode>(N.getOperand(1)); 440193323Sed if ((LHSR && LHSR->getReg() == ARM::SP) || 441193323Sed (RHSR && RHSR->getReg() == ARM::SP)) { 442193323Sed Base = N; 443193323Sed Offset = CurDAG->getRegister(0, MVT::i32); 444193323Sed OffImm = CurDAG->getTargetConstant(0, MVT::i32); 445193323Sed return true; 446193323Sed } 447193323Sed 448193323Sed // If the RHS is + imm5 * scale, fold into addr mode. 449193323Sed if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) { 450193323Sed int RHSC = (int)RHS->getZExtValue(); 451193323Sed if ((RHSC & (Scale-1)) == 0) { // The constant is implicitly multiplied. 452193323Sed RHSC /= Scale; 453193323Sed if (RHSC >= 0 && RHSC < 32) { 454193323Sed Base = N.getOperand(0); 455193323Sed Offset = CurDAG->getRegister(0, MVT::i32); 456193323Sed OffImm = CurDAG->getTargetConstant(RHSC, MVT::i32); 457193323Sed return true; 458193323Sed } 459193323Sed } 460193323Sed } 461193323Sed 462193323Sed Base = N.getOperand(0); 463193323Sed Offset = N.getOperand(1); 464193323Sed OffImm = CurDAG->getTargetConstant(0, MVT::i32); 465193323Sed return true; 466193323Sed} 467193323Sed 468193323Sedbool ARMDAGToDAGISel::SelectThumbAddrModeS1(SDValue Op, SDValue N, 469193323Sed SDValue &Base, SDValue &OffImm, 470193323Sed SDValue &Offset) { 471193323Sed return SelectThumbAddrModeRI5(Op, N, 1, Base, OffImm, Offset); 472193323Sed} 473193323Sed 474193323Sedbool ARMDAGToDAGISel::SelectThumbAddrModeS2(SDValue Op, SDValue N, 475193323Sed SDValue &Base, SDValue &OffImm, 476193323Sed SDValue &Offset) { 477193323Sed return SelectThumbAddrModeRI5(Op, N, 2, Base, OffImm, Offset); 478193323Sed} 479193323Sed 480193323Sedbool ARMDAGToDAGISel::SelectThumbAddrModeS4(SDValue Op, SDValue N, 481193323Sed SDValue &Base, SDValue &OffImm, 482193323Sed SDValue &Offset) { 483193323Sed return SelectThumbAddrModeRI5(Op, N, 4, Base, OffImm, Offset); 484193323Sed} 485193323Sed 486193323Sedbool ARMDAGToDAGISel::SelectThumbAddrModeSP(SDValue Op, SDValue N, 487193323Sed SDValue &Base, SDValue &OffImm) { 488193323Sed if (N.getOpcode() == ISD::FrameIndex) { 489193323Sed int FI = cast<FrameIndexSDNode>(N)->getIndex(); 490193323Sed Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy()); 491193323Sed OffImm = CurDAG->getTargetConstant(0, MVT::i32); 492193323Sed return true; 493193323Sed } 494193323Sed 495193323Sed if (N.getOpcode() != ISD::ADD) 496193323Sed return false; 497193323Sed 498193323Sed RegisterSDNode *LHSR = dyn_cast<RegisterSDNode>(N.getOperand(0)); 499193323Sed if (N.getOperand(0).getOpcode() == ISD::FrameIndex || 500193323Sed (LHSR && LHSR->getReg() == ARM::SP)) { 501193323Sed // If the RHS is + imm8 * scale, fold into addr mode. 502193323Sed if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) { 503193323Sed int RHSC = (int)RHS->getZExtValue(); 504193323Sed if ((RHSC & 3) == 0) { // The constant is implicitly multiplied. 505193323Sed RHSC >>= 2; 506193323Sed if (RHSC >= 0 && RHSC < 256) { 507193323Sed Base = N.getOperand(0); 508193323Sed if (Base.getOpcode() == ISD::FrameIndex) { 509193323Sed int FI = cast<FrameIndexSDNode>(Base)->getIndex(); 510193323Sed Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy()); 511193323Sed } 512193323Sed OffImm = CurDAG->getTargetConstant(RHSC, MVT::i32); 513193323Sed return true; 514193323Sed } 515193323Sed } 516193323Sed } 517193323Sed } 518193323Sed 519193323Sed return false; 520193323Sed} 521193323Sed 522193323Sedbool ARMDAGToDAGISel::SelectShifterOperandReg(SDValue Op, 523194612Sed SDValue N, 524193323Sed SDValue &BaseReg, 525193323Sed SDValue &ShReg, 526193323Sed SDValue &Opc) { 527193323Sed ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(N); 528193323Sed 529193323Sed // Don't match base register only case. That is matched to a separate 530193323Sed // lower complexity pattern with explicit register operand. 531193323Sed if (ShOpcVal == ARM_AM::no_shift) return false; 532193323Sed 533193323Sed BaseReg = N.getOperand(0); 534193323Sed unsigned ShImmVal = 0; 535193323Sed if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) { 536193323Sed ShReg = CurDAG->getRegister(0, MVT::i32); 537193323Sed ShImmVal = RHS->getZExtValue() & 31; 538193323Sed } else { 539193323Sed ShReg = N.getOperand(1); 540193323Sed } 541193323Sed Opc = CurDAG->getTargetConstant(ARM_AM::getSORegOpc(ShOpcVal, ShImmVal), 542193323Sed MVT::i32); 543193323Sed return true; 544193323Sed} 545193323Sed 546195098Sedbool ARMDAGToDAGISel::SelectT2ShifterOperandReg(SDValue Op, SDValue N, 547195098Sed SDValue &BaseReg, 548195098Sed SDValue &Opc) { 549195098Sed ARM_AM::ShiftOpc ShOpcVal = ARM_AM::getShiftOpcForNode(N); 550195098Sed 551195098Sed // Don't match base register only case. That is matched to a separate 552195098Sed // lower complexity pattern with explicit register operand. 553195098Sed if (ShOpcVal == ARM_AM::no_shift) return false; 554195098Sed 555195098Sed BaseReg = N.getOperand(0); 556195098Sed unsigned ShImmVal = 0; 557195098Sed if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) { 558195098Sed ShImmVal = RHS->getZExtValue() & 31; 559195098Sed Opc = getI32Imm(ARM_AM::getSORegOpc(ShOpcVal, ShImmVal)); 560195098Sed return true; 561195098Sed } 562195098Sed 563195098Sed return false; 564195098Sed} 565195098Sed 566193323Sed/// getAL - Returns a ARMCC::AL immediate node. 567193323Sedstatic inline SDValue getAL(SelectionDAG *CurDAG) { 568193323Sed return CurDAG->getTargetConstant((uint64_t)ARMCC::AL, MVT::i32); 569193323Sed} 570193323Sed 571193323Sed 572193323SedSDNode *ARMDAGToDAGISel::Select(SDValue Op) { 573193323Sed SDNode *N = Op.getNode(); 574193323Sed DebugLoc dl = N->getDebugLoc(); 575193323Sed 576193323Sed if (N->isMachineOpcode()) 577193323Sed return NULL; // Already selected. 578193323Sed 579193323Sed switch (N->getOpcode()) { 580193323Sed default: break; 581193323Sed case ISD::Constant: { 582193323Sed unsigned Val = cast<ConstantSDNode>(N)->getZExtValue(); 583193323Sed bool UseCP = true; 584194710Sed if (Subtarget->isThumb()) { 585194710Sed if (Subtarget->hasThumb2()) 586194710Sed // Thumb2 has the MOVT instruction, so all immediates can 587194710Sed // be done with MOV + MOVT, at worst. 588194710Sed UseCP = 0; 589194710Sed else 590194710Sed UseCP = (Val > 255 && // MOV 591194710Sed ~Val > 255 && // MOV + MVN 592194710Sed !ARM_AM::isThumbImmShiftedVal(Val)); // MOV + LSL 593194710Sed } else 594193323Sed UseCP = (ARM_AM::getSOImmVal(Val) == -1 && // MOV 595193323Sed ARM_AM::getSOImmVal(~Val) == -1 && // MVN 596193323Sed !ARM_AM::isSOImmTwoPartVal(Val)); // two instrs. 597193323Sed if (UseCP) { 598193323Sed SDValue CPIdx = 599193323Sed CurDAG->getTargetConstantPool(ConstantInt::get(Type::Int32Ty, Val), 600193323Sed TLI.getPointerTy()); 601193323Sed 602193323Sed SDNode *ResNode; 603193323Sed if (Subtarget->isThumb()) 604193323Sed ResNode = CurDAG->getTargetNode(ARM::tLDRcp, dl, MVT::i32, MVT::Other, 605193323Sed CPIdx, CurDAG->getEntryNode()); 606193323Sed else { 607193323Sed SDValue Ops[] = { 608193323Sed CPIdx, 609193323Sed CurDAG->getRegister(0, MVT::i32), 610193323Sed CurDAG->getTargetConstant(0, MVT::i32), 611193323Sed getAL(CurDAG), 612193323Sed CurDAG->getRegister(0, MVT::i32), 613193323Sed CurDAG->getEntryNode() 614193323Sed }; 615193323Sed ResNode=CurDAG->getTargetNode(ARM::LDRcp, dl, MVT::i32, MVT::Other, 616193323Sed Ops, 6); 617193323Sed } 618193323Sed ReplaceUses(Op, SDValue(ResNode, 0)); 619193323Sed return NULL; 620193323Sed } 621193323Sed 622193323Sed // Other cases are autogenerated. 623193323Sed break; 624193323Sed } 625193323Sed case ISD::FrameIndex: { 626193323Sed // Selects to ADDri FI, 0 which in turn will become ADDri SP, imm. 627193323Sed int FI = cast<FrameIndexSDNode>(N)->getIndex(); 628193323Sed SDValue TFI = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy()); 629193323Sed if (Subtarget->isThumb()) { 630193323Sed return CurDAG->SelectNodeTo(N, ARM::tADDrSPi, MVT::i32, TFI, 631193323Sed CurDAG->getTargetConstant(0, MVT::i32)); 632193323Sed } else { 633193323Sed SDValue Ops[] = { TFI, CurDAG->getTargetConstant(0, MVT::i32), 634193323Sed getAL(CurDAG), CurDAG->getRegister(0, MVT::i32), 635193323Sed CurDAG->getRegister(0, MVT::i32) }; 636193323Sed return CurDAG->SelectNodeTo(N, ARM::ADDri, MVT::i32, Ops, 5); 637193323Sed } 638193323Sed } 639193323Sed case ISD::ADD: { 640193323Sed if (!Subtarget->isThumb()) 641193323Sed break; 642193323Sed // Select add sp, c to tADDhirr. 643193323Sed SDValue N0 = Op.getOperand(0); 644193323Sed SDValue N1 = Op.getOperand(1); 645193323Sed RegisterSDNode *LHSR = dyn_cast<RegisterSDNode>(Op.getOperand(0)); 646193323Sed RegisterSDNode *RHSR = dyn_cast<RegisterSDNode>(Op.getOperand(1)); 647193323Sed if (LHSR && LHSR->getReg() == ARM::SP) { 648193323Sed std::swap(N0, N1); 649193323Sed std::swap(LHSR, RHSR); 650193323Sed } 651193323Sed if (RHSR && RHSR->getReg() == ARM::SP) { 652193323Sed SDValue Val = SDValue(CurDAG->getTargetNode(ARM::tMOVlor2hir, dl, 653193323Sed Op.getValueType(), N0, N0), 0); 654193323Sed return CurDAG->SelectNodeTo(N, ARM::tADDhirr, Op.getValueType(), Val, N1); 655193323Sed } 656193323Sed break; 657193323Sed } 658193323Sed case ISD::MUL: 659193323Sed if (Subtarget->isThumb()) 660193323Sed break; 661193323Sed if (ConstantSDNode *C = dyn_cast<ConstantSDNode>(Op.getOperand(1))) { 662193323Sed unsigned RHSV = C->getZExtValue(); 663193323Sed if (!RHSV) break; 664193323Sed if (isPowerOf2_32(RHSV-1)) { // 2^n+1? 665193323Sed SDValue V = Op.getOperand(0); 666193323Sed unsigned ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, Log2_32(RHSV-1)); 667193323Sed SDValue Ops[] = { V, V, CurDAG->getRegister(0, MVT::i32), 668193323Sed CurDAG->getTargetConstant(ShImm, MVT::i32), 669193323Sed getAL(CurDAG), CurDAG->getRegister(0, MVT::i32), 670193323Sed CurDAG->getRegister(0, MVT::i32) }; 671193323Sed return CurDAG->SelectNodeTo(N, ARM::ADDrs, MVT::i32, Ops, 7); 672193323Sed } 673193323Sed if (isPowerOf2_32(RHSV+1)) { // 2^n-1? 674193323Sed SDValue V = Op.getOperand(0); 675193323Sed unsigned ShImm = ARM_AM::getSORegOpc(ARM_AM::lsl, Log2_32(RHSV+1)); 676193323Sed SDValue Ops[] = { V, V, CurDAG->getRegister(0, MVT::i32), 677193323Sed CurDAG->getTargetConstant(ShImm, MVT::i32), 678193323Sed getAL(CurDAG), CurDAG->getRegister(0, MVT::i32), 679193323Sed CurDAG->getRegister(0, MVT::i32) }; 680193323Sed return CurDAG->SelectNodeTo(N, ARM::RSBrs, MVT::i32, Ops, 7); 681193323Sed } 682193323Sed } 683193323Sed break; 684193323Sed case ARMISD::FMRRD: 685193323Sed return CurDAG->getTargetNode(ARM::FMRRD, dl, MVT::i32, MVT::i32, 686193323Sed Op.getOperand(0), getAL(CurDAG), 687193323Sed CurDAG->getRegister(0, MVT::i32)); 688193323Sed case ISD::UMUL_LOHI: { 689193323Sed SDValue Ops[] = { Op.getOperand(0), Op.getOperand(1), 690193323Sed getAL(CurDAG), CurDAG->getRegister(0, MVT::i32), 691193323Sed CurDAG->getRegister(0, MVT::i32) }; 692193323Sed return CurDAG->getTargetNode(ARM::UMULL, dl, MVT::i32, MVT::i32, Ops, 5); 693193323Sed } 694193323Sed case ISD::SMUL_LOHI: { 695193323Sed SDValue Ops[] = { Op.getOperand(0), Op.getOperand(1), 696193323Sed getAL(CurDAG), CurDAG->getRegister(0, MVT::i32), 697193323Sed CurDAG->getRegister(0, MVT::i32) }; 698193323Sed return CurDAG->getTargetNode(ARM::SMULL, dl, MVT::i32, MVT::i32, Ops, 5); 699193323Sed } 700193323Sed case ISD::LOAD: { 701193323Sed LoadSDNode *LD = cast<LoadSDNode>(Op); 702193323Sed ISD::MemIndexedMode AM = LD->getAddressingMode(); 703193323Sed MVT LoadedVT = LD->getMemoryVT(); 704193323Sed if (AM != ISD::UNINDEXED) { 705193323Sed SDValue Offset, AMOpc; 706193323Sed bool isPre = (AM == ISD::PRE_INC) || (AM == ISD::PRE_DEC); 707193323Sed unsigned Opcode = 0; 708193323Sed bool Match = false; 709193323Sed if (LoadedVT == MVT::i32 && 710193323Sed SelectAddrMode2Offset(Op, LD->getOffset(), Offset, AMOpc)) { 711193323Sed Opcode = isPre ? ARM::LDR_PRE : ARM::LDR_POST; 712193323Sed Match = true; 713193323Sed } else if (LoadedVT == MVT::i16 && 714193323Sed SelectAddrMode3Offset(Op, LD->getOffset(), Offset, AMOpc)) { 715193323Sed Match = true; 716193323Sed Opcode = (LD->getExtensionType() == ISD::SEXTLOAD) 717193323Sed ? (isPre ? ARM::LDRSH_PRE : ARM::LDRSH_POST) 718193323Sed : (isPre ? ARM::LDRH_PRE : ARM::LDRH_POST); 719193323Sed } else if (LoadedVT == MVT::i8 || LoadedVT == MVT::i1) { 720193323Sed if (LD->getExtensionType() == ISD::SEXTLOAD) { 721193323Sed if (SelectAddrMode3Offset(Op, LD->getOffset(), Offset, AMOpc)) { 722193323Sed Match = true; 723193323Sed Opcode = isPre ? ARM::LDRSB_PRE : ARM::LDRSB_POST; 724193323Sed } 725193323Sed } else { 726193323Sed if (SelectAddrMode2Offset(Op, LD->getOffset(), Offset, AMOpc)) { 727193323Sed Match = true; 728193323Sed Opcode = isPre ? ARM::LDRB_PRE : ARM::LDRB_POST; 729193323Sed } 730193323Sed } 731193323Sed } 732193323Sed 733193323Sed if (Match) { 734193323Sed SDValue Chain = LD->getChain(); 735193323Sed SDValue Base = LD->getBasePtr(); 736193323Sed SDValue Ops[]= { Base, Offset, AMOpc, getAL(CurDAG), 737193323Sed CurDAG->getRegister(0, MVT::i32), Chain }; 738193323Sed return CurDAG->getTargetNode(Opcode, dl, MVT::i32, MVT::i32, 739193323Sed MVT::Other, Ops, 6); 740193323Sed } 741193323Sed } 742193323Sed // Other cases are autogenerated. 743193323Sed break; 744193323Sed } 745193323Sed case ARMISD::BRCOND: { 746193323Sed // Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc) 747193323Sed // Emits: (Bcc:void (bb:Other):$dst, (imm:i32):$cc) 748193323Sed // Pattern complexity = 6 cost = 1 size = 0 749193323Sed 750193323Sed // Pattern: (ARMbrcond:void (bb:Other):$dst, (imm:i32):$cc) 751193323Sed // Emits: (tBcc:void (bb:Other):$dst, (imm:i32):$cc) 752193323Sed // Pattern complexity = 6 cost = 1 size = 0 753193323Sed 754193323Sed unsigned Opc = Subtarget->isThumb() ? ARM::tBcc : ARM::Bcc; 755193323Sed SDValue Chain = Op.getOperand(0); 756193323Sed SDValue N1 = Op.getOperand(1); 757193323Sed SDValue N2 = Op.getOperand(2); 758193323Sed SDValue N3 = Op.getOperand(3); 759193323Sed SDValue InFlag = Op.getOperand(4); 760193323Sed assert(N1.getOpcode() == ISD::BasicBlock); 761193323Sed assert(N2.getOpcode() == ISD::Constant); 762193323Sed assert(N3.getOpcode() == ISD::Register); 763193323Sed 764193323Sed SDValue Tmp2 = CurDAG->getTargetConstant(((unsigned) 765193323Sed cast<ConstantSDNode>(N2)->getZExtValue()), 766193323Sed MVT::i32); 767193323Sed SDValue Ops[] = { N1, Tmp2, N3, Chain, InFlag }; 768193323Sed SDNode *ResNode = CurDAG->getTargetNode(Opc, dl, MVT::Other, 769193323Sed MVT::Flag, Ops, 5); 770193323Sed Chain = SDValue(ResNode, 0); 771193323Sed if (Op.getNode()->getNumValues() == 2) { 772193323Sed InFlag = SDValue(ResNode, 1); 773193323Sed ReplaceUses(SDValue(Op.getNode(), 1), InFlag); 774193323Sed } 775193323Sed ReplaceUses(SDValue(Op.getNode(), 0), SDValue(Chain.getNode(), Chain.getResNo())); 776193323Sed return NULL; 777193323Sed } 778193323Sed case ARMISD::CMOV: { 779193323Sed bool isThumb = Subtarget->isThumb(); 780193323Sed MVT VT = Op.getValueType(); 781193323Sed SDValue N0 = Op.getOperand(0); 782193323Sed SDValue N1 = Op.getOperand(1); 783193323Sed SDValue N2 = Op.getOperand(2); 784193323Sed SDValue N3 = Op.getOperand(3); 785193323Sed SDValue InFlag = Op.getOperand(4); 786193323Sed assert(N2.getOpcode() == ISD::Constant); 787193323Sed assert(N3.getOpcode() == ISD::Register); 788193323Sed 789193323Sed // Pattern: (ARMcmov:i32 GPR:i32:$false, so_reg:i32:$true, (imm:i32):$cc) 790193323Sed // Emits: (MOVCCs:i32 GPR:i32:$false, so_reg:i32:$true, (imm:i32):$cc) 791193323Sed // Pattern complexity = 18 cost = 1 size = 0 792193323Sed SDValue CPTmp0; 793193323Sed SDValue CPTmp1; 794193323Sed SDValue CPTmp2; 795193323Sed if (!isThumb && VT == MVT::i32 && 796193323Sed SelectShifterOperandReg(Op, N1, CPTmp0, CPTmp1, CPTmp2)) { 797193323Sed SDValue Tmp2 = CurDAG->getTargetConstant(((unsigned) 798193323Sed cast<ConstantSDNode>(N2)->getZExtValue()), 799193323Sed MVT::i32); 800193323Sed SDValue Ops[] = { N0, CPTmp0, CPTmp1, CPTmp2, Tmp2, N3, InFlag }; 801193323Sed return CurDAG->SelectNodeTo(Op.getNode(), ARM::MOVCCs, MVT::i32, Ops, 7); 802193323Sed } 803193323Sed 804193323Sed // Pattern: (ARMcmov:i32 GPR:i32:$false, 805193323Sed // (imm:i32)<<P:Predicate_so_imm>><<X:so_imm_XFORM>>:$true, 806193323Sed // (imm:i32):$cc) 807193323Sed // Emits: (MOVCCi:i32 GPR:i32:$false, 808193323Sed // (so_imm_XFORM:i32 (imm:i32):$true), (imm:i32):$cc) 809193323Sed // Pattern complexity = 10 cost = 1 size = 0 810193323Sed if (VT == MVT::i32 && 811193323Sed N3.getOpcode() == ISD::Constant && 812193323Sed Predicate_so_imm(N3.getNode())) { 813193323Sed SDValue Tmp1 = CurDAG->getTargetConstant(((unsigned) 814193323Sed cast<ConstantSDNode>(N1)->getZExtValue()), 815193323Sed MVT::i32); 816193323Sed Tmp1 = Transform_so_imm_XFORM(Tmp1.getNode()); 817193323Sed SDValue Tmp2 = CurDAG->getTargetConstant(((unsigned) 818193323Sed cast<ConstantSDNode>(N2)->getZExtValue()), 819193323Sed MVT::i32); 820193323Sed SDValue Ops[] = { N0, Tmp1, Tmp2, N3, InFlag }; 821193323Sed return CurDAG->SelectNodeTo(Op.getNode(), ARM::MOVCCi, MVT::i32, Ops, 5); 822193323Sed } 823193323Sed 824193323Sed // Pattern: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$true, (imm:i32):$cc) 825193323Sed // Emits: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$true, (imm:i32):$cc) 826193323Sed // Pattern complexity = 6 cost = 1 size = 0 827193323Sed // 828193323Sed // Pattern: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$true, (imm:i32):$cc) 829193323Sed // Emits: (tMOVCCr:i32 GPR:i32:$false, GPR:i32:$true, (imm:i32):$cc) 830193323Sed // Pattern complexity = 6 cost = 11 size = 0 831193323Sed // 832193323Sed // Also FCPYScc and FCPYDcc. 833193323Sed SDValue Tmp2 = CurDAG->getTargetConstant(((unsigned) 834193323Sed cast<ConstantSDNode>(N2)->getZExtValue()), 835193323Sed MVT::i32); 836193323Sed SDValue Ops[] = { N0, N1, Tmp2, N3, InFlag }; 837193323Sed unsigned Opc = 0; 838193323Sed switch (VT.getSimpleVT()) { 839193323Sed default: assert(false && "Illegal conditional move type!"); 840193323Sed break; 841193323Sed case MVT::i32: 842193323Sed Opc = isThumb ? ARM::tMOVCCr : ARM::MOVCCr; 843193323Sed break; 844193323Sed case MVT::f32: 845193323Sed Opc = ARM::FCPYScc; 846193323Sed break; 847193323Sed case MVT::f64: 848193323Sed Opc = ARM::FCPYDcc; 849193323Sed break; 850193323Sed } 851193323Sed return CurDAG->SelectNodeTo(Op.getNode(), Opc, VT, Ops, 5); 852193323Sed } 853193323Sed case ARMISD::CNEG: { 854193323Sed MVT VT = Op.getValueType(); 855193323Sed SDValue N0 = Op.getOperand(0); 856193323Sed SDValue N1 = Op.getOperand(1); 857193323Sed SDValue N2 = Op.getOperand(2); 858193323Sed SDValue N3 = Op.getOperand(3); 859193323Sed SDValue InFlag = Op.getOperand(4); 860193323Sed assert(N2.getOpcode() == ISD::Constant); 861193323Sed assert(N3.getOpcode() == ISD::Register); 862193323Sed 863193323Sed SDValue Tmp2 = CurDAG->getTargetConstant(((unsigned) 864193323Sed cast<ConstantSDNode>(N2)->getZExtValue()), 865193323Sed MVT::i32); 866193323Sed SDValue Ops[] = { N0, N1, Tmp2, N3, InFlag }; 867193323Sed unsigned Opc = 0; 868193323Sed switch (VT.getSimpleVT()) { 869193323Sed default: assert(false && "Illegal conditional move type!"); 870193323Sed break; 871193323Sed case MVT::f32: 872193323Sed Opc = ARM::FNEGScc; 873193323Sed break; 874193323Sed case MVT::f64: 875193323Sed Opc = ARM::FNEGDcc; 876193323Sed break; 877193323Sed } 878193323Sed return CurDAG->SelectNodeTo(Op.getNode(), Opc, VT, Ops, 5); 879193323Sed } 880193323Sed 881193323Sed case ISD::DECLARE: { 882193323Sed SDValue Chain = Op.getOperand(0); 883193323Sed SDValue N1 = Op.getOperand(1); 884193323Sed SDValue N2 = Op.getOperand(2); 885193323Sed FrameIndexSDNode *FINode = dyn_cast<FrameIndexSDNode>(N1); 886193323Sed // FIXME: handle VLAs. 887193323Sed if (!FINode) { 888193323Sed ReplaceUses(Op.getValue(0), Chain); 889193323Sed return NULL; 890193323Sed } 891193323Sed if (N2.getOpcode() == ARMISD::PIC_ADD && isa<LoadSDNode>(N2.getOperand(0))) 892193323Sed N2 = N2.getOperand(0); 893193323Sed LoadSDNode *Ld = dyn_cast<LoadSDNode>(N2); 894193323Sed if (!Ld) { 895193323Sed ReplaceUses(Op.getValue(0), Chain); 896193323Sed return NULL; 897193323Sed } 898193323Sed SDValue BasePtr = Ld->getBasePtr(); 899193323Sed assert(BasePtr.getOpcode() == ARMISD::Wrapper && 900193323Sed isa<ConstantPoolSDNode>(BasePtr.getOperand(0)) && 901193323Sed "llvm.dbg.variable should be a constantpool node"); 902193323Sed ConstantPoolSDNode *CP = cast<ConstantPoolSDNode>(BasePtr.getOperand(0)); 903193323Sed GlobalValue *GV = 0; 904193323Sed if (CP->isMachineConstantPoolEntry()) { 905193323Sed ARMConstantPoolValue *ACPV = (ARMConstantPoolValue*)CP->getMachineCPVal(); 906193323Sed GV = ACPV->getGV(); 907193323Sed } else 908193323Sed GV = dyn_cast<GlobalValue>(CP->getConstVal()); 909193323Sed if (!GV) { 910193323Sed ReplaceUses(Op.getValue(0), Chain); 911193323Sed return NULL; 912193323Sed } 913193323Sed 914193323Sed SDValue Tmp1 = CurDAG->getTargetFrameIndex(FINode->getIndex(), 915193323Sed TLI.getPointerTy()); 916193323Sed SDValue Tmp2 = CurDAG->getTargetGlobalAddress(GV, TLI.getPointerTy()); 917193323Sed SDValue Ops[] = { Tmp1, Tmp2, Chain }; 918193323Sed return CurDAG->getTargetNode(TargetInstrInfo::DECLARE, dl, 919193323Sed MVT::Other, Ops, 3); 920193323Sed } 921194710Sed 922194710Sed case ISD::CONCAT_VECTORS: { 923194710Sed MVT VT = Op.getValueType(); 924194710Sed assert(VT.is128BitVector() && Op.getNumOperands() == 2 && 925194710Sed "unexpected CONCAT_VECTORS"); 926194710Sed SDValue N0 = Op.getOperand(0); 927194710Sed SDValue N1 = Op.getOperand(1); 928194710Sed SDNode *Result = 929194710Sed CurDAG->getTargetNode(TargetInstrInfo::IMPLICIT_DEF, dl, VT); 930194710Sed if (N0.getOpcode() != ISD::UNDEF) 931194710Sed Result = CurDAG->getTargetNode(TargetInstrInfo::INSERT_SUBREG, dl, VT, 932194710Sed SDValue(Result, 0), N0, 933194710Sed CurDAG->getTargetConstant(arm_dsubreg_0, 934194710Sed MVT::i32)); 935194710Sed if (N1.getOpcode() != ISD::UNDEF) 936194710Sed Result = CurDAG->getTargetNode(TargetInstrInfo::INSERT_SUBREG, dl, VT, 937194710Sed SDValue(Result, 0), N1, 938194710Sed CurDAG->getTargetConstant(arm_dsubreg_1, 939194710Sed MVT::i32)); 940194710Sed return Result; 941193323Sed } 942193323Sed 943194710Sed case ISD::VECTOR_SHUFFLE: { 944194710Sed MVT VT = Op.getValueType(); 945194710Sed 946194710Sed // Match 128-bit splat to VDUPLANEQ. (This could be done with a Pat in 947194710Sed // ARMInstrNEON.td but it is awkward because the shuffle mask needs to be 948194710Sed // transformed first into a lane number and then to both a subregister 949194710Sed // index and an adjusted lane number.) If the source operand is a 950194710Sed // SCALAR_TO_VECTOR, leave it so it will be matched later as a VDUP. 951194710Sed ShuffleVectorSDNode *SVOp = cast<ShuffleVectorSDNode>(N); 952194710Sed if (VT.is128BitVector() && SVOp->isSplat() && 953194710Sed Op.getOperand(0).getOpcode() != ISD::SCALAR_TO_VECTOR && 954194710Sed Op.getOperand(1).getOpcode() == ISD::UNDEF) { 955194710Sed unsigned LaneVal = SVOp->getSplatIndex(); 956194710Sed 957194710Sed MVT HalfVT; 958194710Sed unsigned Opc = 0; 959194710Sed switch (VT.getVectorElementType().getSimpleVT()) { 960194710Sed default: assert(false && "unhandled VDUP splat type"); 961194710Sed case MVT::i8: Opc = ARM::VDUPLN8q; HalfVT = MVT::v8i8; break; 962194710Sed case MVT::i16: Opc = ARM::VDUPLN16q; HalfVT = MVT::v4i16; break; 963194710Sed case MVT::i32: Opc = ARM::VDUPLN32q; HalfVT = MVT::v2i32; break; 964194710Sed case MVT::f32: Opc = ARM::VDUPLNfq; HalfVT = MVT::v2f32; break; 965194710Sed } 966194710Sed 967194710Sed // The source operand needs to be changed to a subreg of the original 968194710Sed // 128-bit operand, and the lane number needs to be adjusted accordingly. 969194710Sed unsigned NumElts = VT.getVectorNumElements() / 2; 970194710Sed unsigned SRVal = (LaneVal < NumElts ? arm_dsubreg_0 : arm_dsubreg_1); 971194710Sed SDValue SR = CurDAG->getTargetConstant(SRVal, MVT::i32); 972194710Sed SDValue NewLane = CurDAG->getTargetConstant(LaneVal % NumElts, MVT::i32); 973194710Sed SDNode *SubReg = CurDAG->getTargetNode(TargetInstrInfo::EXTRACT_SUBREG, 974194710Sed dl, HalfVT, N->getOperand(0), SR); 975194710Sed return CurDAG->SelectNodeTo(N, Opc, VT, SDValue(SubReg, 0), NewLane); 976194710Sed } 977194710Sed 978194710Sed break; 979194710Sed } 980194710Sed } 981194710Sed 982193323Sed return SelectCode(Op); 983193323Sed} 984193323Sed 985193323Sedbool ARMDAGToDAGISel:: 986193323SedSelectInlineAsmMemoryOperand(const SDValue &Op, char ConstraintCode, 987193323Sed std::vector<SDValue> &OutOps) { 988193323Sed assert(ConstraintCode == 'm' && "unexpected asm memory constraint"); 989193323Sed 990193323Sed SDValue Base, Offset, Opc; 991193323Sed if (!SelectAddrMode2(Op, Op, Base, Offset, Opc)) 992193323Sed return true; 993193323Sed 994193323Sed OutOps.push_back(Base); 995193323Sed OutOps.push_back(Offset); 996193323Sed OutOps.push_back(Opc); 997193323Sed return false; 998193323Sed} 999193323Sed 1000193323Sed/// createARMISelDag - This pass converts a legalized DAG into a 1001193323Sed/// ARM-specific DAG, ready for instruction scheduling. 1002193323Sed/// 1003195098SedFunctionPass *llvm::createARMISelDag(ARMBaseTargetMachine &TM) { 1004193323Sed return new ARMDAGToDAGISel(TM); 1005193323Sed} 1006