bus_machdep.c revision 131223
1/*- 2 * Copyright (c) 1996, 1997, 1998 The NetBSD Foundation, Inc. 3 * All rights reserved. 4 * 5 * This code is derived from software contributed to The NetBSD Foundation 6 * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility, 7 * NASA Ames Research Center. 8 * 9 * Redistribution and use in source and binary forms, with or without 10 * modification, are permitted provided that the following conditions 11 * are met: 12 * 1. Redistributions of source code must retain the above copyright 13 * notice, this list of conditions and the following disclaimer. 14 * 2. Redistributions in binary form must reproduce the above copyright 15 * notice, this list of conditions and the following disclaimer in the 16 * documentation and/or other materials provided with the distribution. 17 * 3. All advertising materials mentioning features or use of this software 18 * must display the following acknowledgement: 19 * This product includes software developed by the NetBSD 20 * Foundation, Inc. and its contributors. 21 * 4. Neither the name of The NetBSD Foundation nor the names of its 22 * contributors may be used to endorse or promote products derived 23 * from this software without specific prior written permission. 24 * 25 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS 26 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 27 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 28 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS 29 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 30 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 31 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 32 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 33 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 34 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 35 * POSSIBILITY OF SUCH DAMAGE. 36 */ 37/* 38 * Copyright (c) 1992, 1993 39 * The Regents of the University of California. All rights reserved. 40 * 41 * This software was developed by the Computer Systems Engineering group 42 * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and 43 * contributed to Berkeley. 44 * 45 * Redistribution and use in source and binary forms, with or without 46 * modification, are permitted provided that the following conditions 47 * are met: 48 * 1. Redistributions of source code must retain the above copyright 49 * notice, this list of conditions and the following disclaimer. 50 * 2. Redistributions in binary form must reproduce the above copyright 51 * notice, this list of conditions and the following disclaimer in the 52 * documentation and/or other materials provided with the distribution. 53 * 4. Neither the name of the University nor the names of its contributors 54 * may be used to endorse or promote products derived from this software 55 * without specific prior written permission. 56 * 57 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND 58 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 59 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 60 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE 61 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 62 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 63 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 64 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 65 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 66 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 67 * SUCH DAMAGE. 68 */ 69/* 70 * Copyright (c) 1997, 1998 Justin T. Gibbs. 71 * All rights reserved. 72 * Copyright 2001 by Thomas Moestl <tmm@FreeBSD.org>. All rights reserved. 73 * 74 * Redistribution and use in source and binary forms, with or without 75 * modification, are permitted provided that the following conditions 76 * are met: 77 * 1. Redistributions of source code must retain the above copyright 78 * notice, this list of conditions, and the following disclaimer, 79 * without modification, immediately at the beginning of the file. 80 * 2. The name of the author may not be used to endorse or promote products 81 * derived from this software without specific prior written permission. 82 * 83 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 84 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 85 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 86 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR 87 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 88 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 89 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 90 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 91 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 92 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 93 * SUCH DAMAGE. 94 * 95 * from: @(#)machdep.c 8.6 (Berkeley) 1/14/94 96 * from: NetBSD: machdep.c,v 1.111 2001/09/15 07:13:40 eeh Exp 97 * and 98 * from: FreeBSD: src/sys/i386/i386/busdma_machdep.c,v 1.24 2001/08/15 99 * 100 * $FreeBSD: head/sys/sparc64/sparc64/bus_machdep.c 131223 2004-06-28 03:49:13Z scottl $ 101 */ 102 103#include <sys/param.h> 104#include <sys/bus.h> 105#include <sys/lock.h> 106#include <sys/malloc.h> 107#include <sys/mbuf.h> 108#include <sys/mutex.h> 109#include <sys/proc.h> 110#include <sys/smp.h> 111#include <sys/systm.h> 112#include <sys/uio.h> 113 114#include <vm/vm.h> 115#include <vm/vm_extern.h> 116#include <vm/vm_kern.h> 117#include <vm/vm_page.h> 118#include <vm/vm_param.h> 119#include <vm/vm_map.h> 120 121#include <machine/asi.h> 122#include <machine/atomic.h> 123#include <machine/bus.h> 124#include <machine/bus_private.h> 125#include <machine/cache.h> 126#include <machine/smp.h> 127#include <machine/tlb.h> 128 129static void nexus_bus_barrier(bus_space_tag_t, bus_space_handle_t, 130 bus_size_t, bus_size_t, int); 131 132/* ASI's for bus access. */ 133int bus_type_asi[] = { 134 ASI_PHYS_BYPASS_EC_WITH_EBIT, /* UPA */ 135 ASI_PHYS_BYPASS_EC_WITH_EBIT, /* SBUS */ 136 ASI_PHYS_BYPASS_EC_WITH_EBIT_L, /* PCI configuration space */ 137 ASI_PHYS_BYPASS_EC_WITH_EBIT_L, /* PCI memory space */ 138 ASI_PHYS_BYPASS_EC_WITH_EBIT_L, /* PCI I/O space */ 139 0 140}; 141 142int bus_stream_asi[] = { 143 ASI_PHYS_BYPASS_EC_WITH_EBIT, /* UPA */ 144 ASI_PHYS_BYPASS_EC_WITH_EBIT, /* SBUS */ 145 ASI_PHYS_BYPASS_EC_WITH_EBIT, /* PCI configuration space */ 146 ASI_PHYS_BYPASS_EC_WITH_EBIT, /* PCI memory space */ 147 ASI_PHYS_BYPASS_EC_WITH_EBIT, /* PCI I/O space */ 148 0 149}; 150 151/* 152 * Convenience function for manipulating driver locks from busdma (during 153 * busdma_swi, for example). Drivers that don't provide their own locks 154 * should specify &Giant to dmat->lockfuncarg. Drivers that use their own 155 * non-mutex locking scheme don't have to use this at all. 156 */ 157void 158busdma_lock_mutex(void *arg, bus_dma_lock_op_t op) 159{ 160 struct mtx *dmtx; 161 162 dmtx = (struct mtx *)arg; 163 switch (op) { 164 case BUS_DMA_LOCK: 165 mtx_lock(dmtx); 166 break; 167 case BUS_DMA_UNLOCK: 168 mtx_unlock(dmtx); 169 break; 170 default: 171 panic("Unknown operation 0x%x for busdma_lock_mutex!", op); 172 } 173} 174 175/* 176 * dflt_lock should never get called. It gets put into the dma tag when 177 * lockfunc == NULL, which is only valid if the maps that are associated 178 * with the tag are meant to never be defered. 179 * XXX Should have a way to identify which driver is responsible here. 180 */ 181static void 182dflt_lock(void *arg, bus_dma_lock_op_t op) 183{ 184#ifdef INVARIANTS 185 panic("driver error: busdma dflt_lock called"); 186#else 187 printf("DRIVER_ERROR: busdma dflt_lock called\n"); 188#endif 189} 190 191/* 192 * Since there is no way for a device to obtain a dma tag from its parent 193 * we use this kluge to handle different the different supported bus systems. 194 * The sparc64_root_dma_tag is used as parent for tags that have none, so that 195 * the correct methods will be used. 196 */ 197bus_dma_tag_t sparc64_root_dma_tag; 198 199/* 200 * Allocate a device specific dma_tag. 201 */ 202int 203bus_dma_tag_create(bus_dma_tag_t parent, bus_size_t alignment, 204 bus_size_t boundary, bus_addr_t lowaddr, bus_addr_t highaddr, 205 bus_dma_filter_t *filter, void *filterarg, bus_size_t maxsize, 206 int nsegments, bus_size_t maxsegsz, int flags, bus_dma_lock_t *lockfunc, 207 void *lockfuncarg, bus_dma_tag_t *dmat) 208{ 209 bus_dma_tag_t impptag; 210 bus_dma_tag_t newtag; 211 212 /* Return a NULL tag on failure */ 213 *dmat = NULL; 214 215 newtag = (bus_dma_tag_t)malloc(sizeof(*newtag), M_DEVBUF, M_NOWAIT); 216 if (newtag == NULL) 217 return (ENOMEM); 218 219 impptag = parent != NULL ? parent : sparc64_root_dma_tag; 220 /* 221 * The method table pointer and the cookie need to be taken over from 222 * the parent or the root tag. 223 */ 224 newtag->dt_cookie = impptag->dt_cookie; 225 newtag->dt_mt = impptag->dt_mt; 226 227 newtag->dt_parent = parent; 228 newtag->dt_alignment = alignment; 229 newtag->dt_boundary = boundary; 230 newtag->dt_lowaddr = trunc_page((vm_offset_t)lowaddr) + (PAGE_SIZE - 1); 231 newtag->dt_highaddr = trunc_page((vm_offset_t)highaddr) + 232 (PAGE_SIZE - 1); 233 newtag->dt_filter = filter; 234 newtag->dt_filterarg = filterarg; 235 newtag->dt_maxsize = maxsize; 236 newtag->dt_nsegments = nsegments; 237 newtag->dt_maxsegsz = maxsegsz; 238 newtag->dt_flags = flags; 239 newtag->dt_ref_count = 1; /* Count ourselves */ 240 newtag->dt_map_count = 0; 241 242 if (lockfunc != NULL) { 243 newtag->dt_lockfunc = lockfunc; 244 newtag->dt_lockfuncarg = lockfuncarg; 245 } else { 246 newtag->dt_lockfunc = dflt_lock; 247 newtag->dt_lockfuncarg = NULL; 248 } 249 250 newtag->dt_segments = NULL; 251 252 /* Take into account any restrictions imposed by our parent tag */ 253 if (parent != NULL) { 254 newtag->dt_lowaddr = ulmin(parent->dt_lowaddr, 255 newtag->dt_lowaddr); 256 newtag->dt_highaddr = ulmax(parent->dt_highaddr, 257 newtag->dt_highaddr); 258 /* 259 * XXX Not really correct??? Probably need to honor boundary 260 * all the way up the inheritence chain. 261 */ 262 newtag->dt_boundary = ulmin(parent->dt_boundary, 263 newtag->dt_boundary); 264 atomic_add_int(&parent->dt_ref_count, 1); 265 } 266 267 *dmat = newtag; 268 return (0); 269} 270 271int 272bus_dma_tag_destroy(bus_dma_tag_t dmat) 273{ 274 bus_dma_tag_t parent; 275 276 if (dmat != NULL) { 277 if (dmat->dt_map_count != 0) 278 return (EBUSY); 279 while (dmat != NULL) { 280 parent = dmat->dt_parent; 281 atomic_subtract_int(&dmat->dt_ref_count, 1); 282 if (dmat->dt_ref_count == 0) { 283 if (dmat->dt_segments != NULL) 284 free(dmat->dt_segments, M_DEVBUF); 285 free(dmat, M_DEVBUF); 286 /* 287 * Last reference count, so 288 * release our reference 289 * count on our parent. 290 */ 291 dmat = parent; 292 } else 293 dmat = NULL; 294 } 295 } 296 return (0); 297} 298 299/* Allocate/free a tag, and do the necessary management work. */ 300int 301sparc64_dma_alloc_map(bus_dma_tag_t dmat, bus_dmamap_t *mapp) 302{ 303 304 if (dmat->dt_segments == NULL) { 305 dmat->dt_segments = (bus_dma_segment_t *)malloc( 306 sizeof(bus_dma_segment_t) * dmat->dt_nsegments, M_DEVBUF, 307 M_NOWAIT); 308 if (dmat->dt_segments == NULL) 309 return (ENOMEM); 310 } 311 *mapp = malloc(sizeof(**mapp), M_DEVBUF, M_NOWAIT | M_ZERO); 312 if (*mapp == NULL) 313 return (ENOMEM); 314 315 SLIST_INIT(&(*mapp)->dm_reslist); 316 dmat->dt_map_count++; 317 return (0); 318} 319 320void 321sparc64_dma_free_map(bus_dma_tag_t dmat, bus_dmamap_t map) 322{ 323 324 free(map, M_DEVBUF); 325 dmat->dt_map_count--; 326} 327 328static int 329nexus_dmamap_create(bus_dma_tag_t dmat, int flags, bus_dmamap_t *mapp) 330{ 331 332 return (sparc64_dma_alloc_map(dmat, mapp)); 333} 334 335static int 336nexus_dmamap_destroy(bus_dma_tag_t dmat, bus_dmamap_t map) 337{ 338 339 sparc64_dma_free_map(dmat, map); 340 return (0); 341} 342 343/* 344 * Utility function to load a linear buffer. lastaddrp holds state 345 * between invocations (for multiple-buffer loads). segp contains 346 * the starting segment on entrace, and the ending segment on exit. 347 * first indicates if this is the first invocation of this function. 348 */ 349static int 350_nexus_dmamap_load_buffer(bus_dma_tag_t dmat, void *buf, bus_size_t buflen, 351 struct thread *td, int flags, bus_addr_t *lastaddrp, int *segp, int first) 352{ 353 bus_dma_segment_t *segs; 354 bus_size_t sgsize; 355 bus_addr_t curaddr, lastaddr, baddr, bmask; 356 vm_offset_t vaddr = (vm_offset_t)buf; 357 int seg; 358 pmap_t pmap; 359 360 segs = dmat->dt_segments; 361 362 if (td != NULL) 363 pmap = vmspace_pmap(td->td_proc->p_vmspace); 364 else 365 pmap = NULL; 366 367 lastaddr = *lastaddrp; 368 bmask = ~(dmat->dt_boundary - 1); 369 370 for (seg = *segp; buflen > 0 ; ) { 371 /* 372 * Get the physical address for this segment. 373 */ 374 if (pmap) 375 curaddr = pmap_extract(pmap, vaddr); 376 else 377 curaddr = pmap_kextract(vaddr); 378 379 /* 380 * Compute the segment size, and adjust counts. 381 */ 382 sgsize = PAGE_SIZE - ((u_long)curaddr & PAGE_MASK); 383 if (buflen < sgsize) 384 sgsize = buflen; 385 386 /* 387 * Make sure we don't cross any boundaries. 388 */ 389 if (dmat->dt_boundary > 0) { 390 baddr = (curaddr + dmat->dt_boundary) & bmask; 391 if (sgsize > (baddr - curaddr)) 392 sgsize = (baddr - curaddr); 393 } 394 395 /* 396 * Insert chunk into a segment, coalescing with 397 * previous segment if possible. 398 */ 399 if (first) { 400 segs[seg].ds_addr = curaddr; 401 segs[seg].ds_len = sgsize; 402 first = 0; 403 } else { 404 if (curaddr == lastaddr && 405 (segs[seg].ds_len + sgsize) <= dmat->dt_maxsegsz && 406 (dmat->dt_boundary == 0 || 407 (segs[seg].ds_addr & bmask) == (curaddr & bmask))) 408 segs[seg].ds_len += sgsize; 409 else { 410 if (++seg >= dmat->dt_nsegments) 411 break; 412 segs[seg].ds_addr = curaddr; 413 segs[seg].ds_len = sgsize; 414 } 415 } 416 417 lastaddr = curaddr + sgsize; 418 vaddr += sgsize; 419 buflen -= sgsize; 420 } 421 422 *segp = seg; 423 *lastaddrp = lastaddr; 424 425 /* 426 * Did we fit? 427 */ 428 return (buflen != 0 ? EFBIG : 0); /* XXX better return value here? */ 429} 430 431/* 432 * Common function for loading a DMA map with a linear buffer. May 433 * be called by bus-specific DMA map load functions. 434 * 435 * Most SPARCs have IOMMUs in the bus controllers. In those cases 436 * they only need one segment and will use virtual addresses for DVMA. 437 * Those bus controllers should intercept these vectors and should 438 * *NEVER* call nexus_dmamap_load() which is used only by devices that 439 * bypass DVMA. 440 */ 441static int 442nexus_dmamap_load(bus_dma_tag_t dmat, bus_dmamap_t map, void *buf, 443 bus_size_t buflen, bus_dmamap_callback_t *callback, void *callback_arg, 444 int flags) 445{ 446 bus_addr_t lastaddr; 447 int error, nsegs; 448 449 error = _nexus_dmamap_load_buffer(dmat, buf, buflen, NULL, flags, 450 &lastaddr, &nsegs, 1); 451 452 if (error == 0) { 453 (*callback)(callback_arg, dmat->dt_segments, nsegs + 1, 0); 454 map->dm_flags |= DMF_LOADED; 455 } else 456 (*callback)(callback_arg, NULL, 0, error); 457 458 return (0); 459} 460 461/* 462 * Like nexus_dmamap_load(), but for mbufs. 463 */ 464static int 465nexus_dmamap_load_mbuf(bus_dma_tag_t dmat, bus_dmamap_t map, struct mbuf *m0, 466 bus_dmamap_callback2_t *callback, void *callback_arg, int flags) 467{ 468 int nsegs, error; 469 470 M_ASSERTPKTHDR(m0); 471 472 nsegs = 0; 473 error = 0; 474 if (m0->m_pkthdr.len <= dmat->dt_maxsize) { 475 int first = 1; 476 bus_addr_t lastaddr = 0; 477 struct mbuf *m; 478 479 for (m = m0; m != NULL && error == 0; m = m->m_next) { 480 if (m->m_len > 0) { 481 error = _nexus_dmamap_load_buffer(dmat, 482 m->m_data, m->m_len,NULL, flags, &lastaddr, 483 &nsegs, first); 484 first = 0; 485 } 486 } 487 } else { 488 error = EINVAL; 489 } 490 491 if (error) { 492 /* force "no valid mappings" in callback */ 493 (*callback)(callback_arg, dmat->dt_segments, 0, 0, error); 494 } else { 495 map->dm_flags |= DMF_LOADED; 496 (*callback)(callback_arg, dmat->dt_segments, nsegs + 1, 497 m0->m_pkthdr.len, error); 498 } 499 return (error); 500} 501 502/* 503 * Like nexus_dmamap_load(), but for uios. 504 */ 505static int 506nexus_dmamap_load_uio(bus_dma_tag_t dmat, bus_dmamap_t map, struct uio *uio, 507 bus_dmamap_callback2_t *callback, void *callback_arg, int flags) 508{ 509 bus_addr_t lastaddr; 510 int nsegs, error, first, i; 511 bus_size_t resid; 512 struct iovec *iov; 513 struct thread *td = NULL; 514 515 resid = uio->uio_resid; 516 iov = uio->uio_iov; 517 518 if (uio->uio_segflg == UIO_USERSPACE) { 519 td = uio->uio_td; 520 KASSERT(td != NULL, 521 ("nexus_dmamap_load_uio: USERSPACE but no proc")); 522 } 523 524 nsegs = 0; 525 error = 0; 526 first = 1; 527 for (i = 0; i < uio->uio_iovcnt && resid != 0 && !error; i++) { 528 /* 529 * Now at the first iovec to load. Load each iovec 530 * until we have exhausted the residual count. 531 */ 532 bus_size_t minlen = 533 resid < iov[i].iov_len ? resid : iov[i].iov_len; 534 caddr_t addr = (caddr_t) iov[i].iov_base; 535 536 if (minlen > 0) { 537 error = _nexus_dmamap_load_buffer(dmat, addr, minlen, 538 td, flags, &lastaddr, &nsegs, first); 539 first = 0; 540 541 resid -= minlen; 542 } 543 } 544 545 if (error) { 546 /* force "no valid mappings" in callback */ 547 (*callback)(callback_arg, dmat->dt_segments, 0, 0, error); 548 } else { 549 map->dm_flags |= DMF_LOADED; 550 (*callback)(callback_arg, dmat->dt_segments, nsegs + 1, 551 uio->uio_resid, error); 552 } 553 return (error); 554} 555 556/* 557 * Common function for unloading a DMA map. May be called by 558 * bus-specific DMA map unload functions. 559 */ 560static void 561nexus_dmamap_unload(bus_dma_tag_t dmat, bus_dmamap_t map) 562{ 563 564 map->dm_flags &= ~DMF_LOADED; 565} 566 567/* 568 * Common function for DMA map synchronization. May be called 569 * by bus-specific DMA map synchronization functions. 570 */ 571static void 572nexus_dmamap_sync(bus_dma_tag_t dmat, bus_dmamap_t map, bus_dmasync_op_t op) 573{ 574 575 /* 576 * We sync out our caches, but the bus must do the same. 577 * 578 * Actually a #Sync is expensive. We should optimize. 579 */ 580 if ((op & BUS_DMASYNC_PREREAD) || (op & BUS_DMASYNC_PREWRITE)) { 581 /* 582 * Don't really need to do anything, but flush any pending 583 * writes anyway. 584 */ 585 membar(Sync); 586 } 587#if 0 588 /* Should not be needed. */ 589 if (op & BUS_DMASYNC_POSTREAD) { 590 ecache_flush((vm_offset_t)map->buf, 591 (vm_offset_t)map->buf + map->buflen - 1); 592 } 593#endif 594 if (op & BUS_DMASYNC_POSTWRITE) { 595 /* Nothing to do. Handled by the bus controller. */ 596 } 597} 598 599/* 600 * Common function for DMA-safe memory allocation. May be called 601 * by bus-specific DMA memory allocation functions. 602 */ 603static int 604nexus_dmamem_alloc(bus_dma_tag_t dmat, void **vaddr, int flags, 605 bus_dmamap_t *mapp) 606{ 607 int mflags; 608 609 if (flags & BUS_DMA_NOWAIT) 610 mflags = M_NOWAIT; 611 else 612 mflags = M_WAITOK; 613 if (flags & BUS_DMA_ZERO) 614 mflags |= M_ZERO; 615 616 if ((dmat->dt_maxsize <= PAGE_SIZE)) { 617 *vaddr = malloc(dmat->dt_maxsize, M_DEVBUF, mflags); 618 } else { 619 /* 620 * XXX: Use contigmalloc until it is merged into this facility 621 * and handles multi-seg allocations. Nobody is doing multi-seg 622 * allocations yet though. 623 */ 624 *vaddr = contigmalloc(dmat->dt_maxsize, M_DEVBUF, mflags, 625 0ul, dmat->dt_lowaddr, 626 dmat->dt_alignment ? dmat->dt_alignment : 1UL, 627 dmat->dt_boundary); 628 } 629 if (*vaddr == NULL) 630 return (ENOMEM); 631 return (0); 632} 633 634/* 635 * Common function for freeing DMA-safe memory. May be called by 636 * bus-specific DMA memory free functions. 637 */ 638static void 639nexus_dmamem_free(bus_dma_tag_t dmat, void *vaddr, bus_dmamap_t map) 640{ 641 642 if ((dmat->dt_maxsize <= PAGE_SIZE)) 643 free(vaddr, M_DEVBUF); 644 else { 645 contigfree(vaddr, dmat->dt_maxsize, M_DEVBUF); 646 } 647} 648 649struct bus_dma_methods nexus_dma_methods = { 650 nexus_dmamap_create, 651 nexus_dmamap_destroy, 652 nexus_dmamap_load, 653 nexus_dmamap_load_mbuf, 654 nexus_dmamap_load_uio, 655 nexus_dmamap_unload, 656 nexus_dmamap_sync, 657 nexus_dmamem_alloc, 658 nexus_dmamem_free, 659}; 660 661struct bus_dma_tag nexus_dmatag = { 662 NULL, 663 NULL, 664 8, 665 0, 666 0, 667 0x3ffffffff, 668 NULL, /* XXX */ 669 NULL, 670 0x3ffffffff, /* XXX */ 671 0xff, /* XXX */ 672 0xffffffff, /* XXX */ 673 0, 674 0, 675 0, 676 NULL, 677 NULL, 678 NULL, 679 &nexus_dma_methods, 680}; 681 682/* 683 * Helpers to map/unmap bus memory 684 */ 685int 686sparc64_bus_mem_map(bus_space_tag_t tag, bus_space_handle_t handle, 687 bus_size_t size, int flags, vm_offset_t vaddr, void **hp) 688{ 689 vm_offset_t addr; 690 vm_offset_t sva; 691 vm_offset_t va; 692 vm_paddr_t pa; 693 vm_size_t vsz; 694 u_long pm_flags; 695 696 addr = (vm_offset_t)handle; 697 size = round_page(size); 698 if (size == 0) { 699 printf("sparc64_bus_map: zero size\n"); 700 return (EINVAL); 701 } 702 switch (tag->bst_type) { 703 case PCI_CONFIG_BUS_SPACE: 704 case PCI_IO_BUS_SPACE: 705 case PCI_MEMORY_BUS_SPACE: 706 pm_flags = TD_IE; 707 break; 708 default: 709 pm_flags = 0; 710 break; 711 } 712 713 if (!(flags & BUS_SPACE_MAP_CACHEABLE)) 714 pm_flags |= TD_E; 715 716 if (vaddr != 0L) 717 sva = trunc_page(vaddr); 718 else { 719 if ((sva = kmem_alloc_nofault(kernel_map, size)) == 0) 720 panic("sparc64_bus_map: cannot allocate virtual " 721 "memory"); 722 } 723 724 /* Preserve page offset. */ 725 *hp = (void *)(sva | ((u_long)addr & PAGE_MASK)); 726 727 pa = trunc_page(addr); 728 if ((flags & BUS_SPACE_MAP_READONLY) == 0) 729 pm_flags |= TD_W; 730 731 va = sva; 732 vsz = size; 733 do { 734 pmap_kenter_flags(va, pa, pm_flags); 735 va += PAGE_SIZE; 736 pa += PAGE_SIZE; 737 } while ((vsz -= PAGE_SIZE) > 0); 738 tlb_range_demap(kernel_pmap, sva, sva + size - 1); 739 return (0); 740} 741 742int 743sparc64_bus_mem_unmap(void *bh, bus_size_t size) 744{ 745 vm_offset_t sva; 746 vm_offset_t va; 747 vm_offset_t endva; 748 749 sva = trunc_page((vm_offset_t)bh); 750 endva = sva + round_page(size); 751 for (va = sva; va < endva; va += PAGE_SIZE) 752 pmap_kremove_flags(va); 753 tlb_range_demap(kernel_pmap, sva, sva + size - 1); 754 kmem_free(kernel_map, sva, size); 755 return (0); 756} 757 758/* 759 * Fake up a bus tag, for use by console drivers in early boot when the regular 760 * means to allocate resources are not yet available. 761 * Addr is the physical address of the desired start of the handle. 762 */ 763bus_space_handle_t 764sparc64_fake_bustag(int space, bus_addr_t addr, struct bus_space_tag *ptag) 765{ 766 767 ptag->bst_cookie = NULL; 768 ptag->bst_parent = NULL; 769 ptag->bst_type = space; 770 ptag->bst_bus_barrier = nexus_bus_barrier; 771 return (addr); 772} 773 774/* 775 * Base bus space handlers. 776 */ 777 778static void 779nexus_bus_barrier(bus_space_tag_t t, bus_space_handle_t h, bus_size_t offset, 780 bus_size_t size, int flags) 781{ 782 783 /* 784 * We have lots of alternatives depending on whether we're 785 * synchronizing loads with loads, loads with stores, stores 786 * with loads, or stores with stores. The only ones that seem 787 * generic are #Sync and #MemIssue. I'll use #Sync for safety. 788 */ 789 switch(flags) { 790 case BUS_SPACE_BARRIER_READ | BUS_SPACE_BARRIER_WRITE: 791 case BUS_SPACE_BARRIER_READ: 792 case BUS_SPACE_BARRIER_WRITE: 793 membar(Sync); 794 break; 795 default: 796 panic("sparc64_bus_barrier: unknown flags"); 797 } 798 return; 799} 800 801struct bus_space_tag nexus_bustag = { 802 NULL, /* cookie */ 803 NULL, /* parent bus tag */ 804 UPA_BUS_SPACE, /* type */ 805 nexus_bus_barrier, /* bus_space_barrier */ 806}; 807