if_skreg.h revision 122586
1212420Sken/* $OpenBSD: if_skreg.h,v 1.10 2003/08/12 05:23:06 nate Exp $ */ 2212420Sken 3279253Sslm/* 4279253Sslm * Copyright (c) 1997, 1998, 1999, 2000 5212420Sken * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved. 6212420Sken * 7212420Sken * Redistribution and use in source and binary forms, with or without 8212420Sken * modification, are permitted provided that the following conditions 9212420Sken * are met: 10212420Sken * 1. Redistributions of source code must retain the above copyright 11212420Sken * notice, this list of conditions and the following disclaimer. 12212420Sken * 2. Redistributions in binary form must reproduce the above copyright 13212420Sken * notice, this list of conditions and the following disclaimer in the 14212420Sken * documentation and/or other materials provided with the distribution. 15212420Sken * 3. All advertising materials mentioning features or use of this software 16212420Sken * must display the following acknowledgement: 17212420Sken * This product includes software developed by Bill Paul. 18212420Sken * 4. Neither the name of the author nor the names of any co-contributors 19212420Sken * may be used to endorse or promote products derived from this software 20212420Sken * without specific prior written permission. 21212420Sken * 22212420Sken * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND 23212420Sken * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 24212420Sken * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 25212420Sken * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD 26212420Sken * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 27230592Sken * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 28279253Sslm * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 29230592Sken * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 30230592Sken * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 31230592Sken * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 32212420Sken * THE POSSIBILITY OF SUCH DAMAGE. 33212420Sken * 34212420Sken * $FreeBSD: head/sys/dev/sk/if_skreg.h 122586 2003-11-12 23:01:15Z wilko $ 35212420Sken */ 36279253Sslm 37212420Sken/* 38230592Sken * Copyright (c) 2003 Nathan L. Binkert <binkertn@umich.edu> 39212420Sken * 40212420Sken * Permission to use, copy, modify, and distribute this software for any 41212420Sken * purpose with or without fee is hereby granted, provided that the above 42212420Sken * copyright notice and this permission notice appear in all copies. 43212420Sken * 44212420Sken * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES 45212420Sken * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF 46212420Sken * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR 47212420Sken * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES 48212420Sken * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN 49212420Sken * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF 50212420Sken * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. 51212420Sken */ 52212420Sken 53230592Sken/* Values to keep the different chip revisions apart */ 54230592Sken#define SK_GENESIS 0 55253550Sken#define SK_YUKON 1 56216363Sken 57230592Sken/* 58212420Sken * SysKonnect PCI vendor ID 59212420Sken */ 60212420Sken#define VENDORID_SK 0x1148 61212420Sken 62237683Sken/* 63212420Sken * Marvell PCI vendor ID 64230592Sken */ 65230592Sken#define VENDORID_MARVELL 0x11AB 66253550Sken 67212420Sken/* 68212420Sken * SK-NET gigabit ethernet device IDs 69212420Sken */ 70212420Sken#define DEVICEID_SK_V1 0x4300 71212420Sken#define DEVICEID_SK_V2 0x4320 72230592Sken 73212420Sken/* 74230592Sken * 3Com PCI vendor ID 75230592Sken */ 76230592Sken#define VENDORID_3COM 0x10b7 77212420Sken 78212420Sken/* 79212420Sken * 3Com gigabit ethernet device ID 80237683Sken */ 81230592Sken#define DEVICEID_3COM_3C940 0x1700 82237683Sken 83230592Sken/* 84253550Sken * Linksys PCI vendor ID 85253550Sken */ 86212420Sken#define VENDORID_LINKSYS 0x1737 87212420Sken 88253550Sken/* 89253550Sken * Linksys gigabit ethernet device ID 90253550Sken */ 91212420Sken#define DEVICEID_LINKSYS_EG1032 0x1032 92253460Sscottl 93253460Sscottl/* 94230592Sken * GEnesis registers. The GEnesis chip has a 256-byte I/O window 95230592Sken * but internally it has a 16K register space. This 16K space is 96212420Sken * divided into 128-byte blocks. The first 128 bytes of the I/O 97212420Sken * window represent the first block, which is permanently mapped 98230592Sken * at the start of the window. The other 127 blocks can be mapped 99230592Sken * to the second 128 bytes of the I/O window by setting the desired 100253550Sken * block value in the RAP register in block 0. Not all of the 127 101237683Sken * blocks are actually used. Most registers are 32 bits wide, but 102212420Sken * there are a few 16-bit and 8-bit ones as well. 103212420Sken */ 104212420Sken 105212420Sken 106212420Sken/* Start of remappable register window. */ 107212420Sken#define SK_WIN_BASE 0x0080 108212420Sken 109212420Sken/* Size of a window */ 110212420Sken#define SK_WIN_LEN 0x80 111212420Sken 112237683Sken#define SK_WIN_MASK 0x3F80 113237683Sken#define SK_REG_MASK 0x7F 114237683Sken 115237683Sken/* Compute the window of a given register (for the RAP register) */ 116237683Sken#define SK_WIN(reg) (((reg) & SK_WIN_MASK) / SK_WIN_LEN) 117237683Sken 118237683Sken/* Compute the relative offset of a register within the window */ 119237683Sken#define SK_REG(reg) ((reg) & SK_REG_MASK) 120237683Sken 121237683Sken#define SK_PORT_A 0 122237683Sken#define SK_PORT_B 1 123237683Sken 124237683Sken/* 125237683Sken * Compute offset of port-specific register. Since there are two 126254117Sscottl * ports, there are two of some GEnesis modules (e.g. two sets of 127254117Sscottl * DMA queues, two sets of FIFO control registers, etc...). Normally, 128254117Sscottl * the block for port 0 is at offset 0x0 and the block for port 1 is 129237683Sken * at offset 0x80 (i.e. the next page over). However for the transmit 130237683Sken * BMUs and RAMbuffers, there are two blocks for each port: one for 131237683Sken * the sync transmit queue and one for the async queue (which we don't 132237683Sken * use). However instead of ordering them like this: 133237683Sken * TX sync 1 / TX sync 2 / TX async 1 / TX async 2 134237683Sken * SysKonnect has instead ordered them like this: 135237683Sken * TX sync 1 / TX async 1 / TX sync 2 / TX async 2 136237683Sken * This means that when referencing the TX BMU and RAMbuffer registers, 137237683Sken * we have to double the block offset (0x80 * 2) in order to reach the 138237683Sken * second queue. This prevents us from using the same formula 139212420Sken * (sk_port * 0x80) to compute the offsets for all of the port-specific 140237683Sken * blocks: we need an extra offset for the BMU and RAMbuffer registers. 141212420Sken * The simplest thing is to provide an extra argument to these macros: 142212420Sken * the 'skip' parameter. The 'skip' value is the number of extra pages 143212420Sken * for skip when computing the port0/port1 offsets. For most registers, 144269314Ssmh * the skip value is 0; for the BMU and RAMbuffer registers, it's 1. 145212420Sken */ 146212420Sken#define SK_IF_READ_4(sc_if, skip, reg) \ 147212420Sken sk_win_read_4(sc_if->sk_softc, reg + \ 148212420Sken ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN)) 149212420Sken#define SK_IF_READ_2(sc_if, skip, reg) \ 150212420Sken sk_win_read_2(sc_if->sk_softc, reg + \ 151237683Sken ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN)) 152237683Sken#define SK_IF_READ_1(sc_if, skip, reg) \ 153247588Sjhb sk_win_read_1(sc_if->sk_softc, reg + \ 154247588Sjhb ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN)) 155237683Sken 156237683Sken#define SK_IF_WRITE_4(sc_if, skip, reg, val) \ 157212420Sken sk_win_write_4(sc_if->sk_softc, \ 158212420Sken reg + ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN), val) 159212420Sken#define SK_IF_WRITE_2(sc_if, skip, reg, val) \ 160212420Sken sk_win_write_2(sc_if->sk_softc, \ 161212420Sken reg + ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN), val) 162212420Sken#define SK_IF_WRITE_1(sc_if, skip, reg, val) \ 163237683Sken sk_win_write_1(sc_if->sk_softc, \ 164237683Sken reg + ((sc_if->sk_port * (skip + 1)) * SK_WIN_LEN), val) 165253550Sken 166253550Sken/* Block 0 registers, permanently mapped at iobase. */ 167237683Sken#define SK_RAP 0x0000 168237683Sken#define SK_CSR 0x0004 169237683Sken#define SK_LED 0x0006 170237683Sken#define SK_ISR 0x0008 /* interrupt source */ 171212420Sken#define SK_IMR 0x000C /* interrupt mask */ 172212420Sken#define SK_IESR 0x0010 /* interrupt hardware error source */ 173212420Sken#define SK_IEMR 0x0014 /* interrupt hardware error mask */ 174212420Sken#define SK_ISSR 0x0018 /* special interrupt source */ 175212420Sken#define SK_XM_IMR0 0x0020 176212420Sken#define SK_XM_ISR0 0x0028 177212420Sken#define SK_XM_PHYADDR0 0x0030 178212420Sken#define SK_XM_PHYDATA0 0x0034 179212420Sken#define SK_XM_IMR1 0x0040 180212420Sken#define SK_XM_ISR1 0x0048 181212420Sken#define SK_XM_PHYADDR1 0x0050 182212420Sken#define SK_XM_PHYDATA1 0x0054 183212420Sken#define SK_BMU_RX_CSR0 0x0060 184212420Sken#define SK_BMU_RX_CSR1 0x0064 185212420Sken#define SK_BMU_TXS_CSR0 0x0068 186212420Sken#define SK_BMU_TXA_CSR0 0x006C 187269314Ssmh#define SK_BMU_TXS_CSR1 0x0070 188269314Ssmh#define SK_BMU_TXA_CSR1 0x0074 189269314Ssmh 190269314Ssmh/* SK_CSR register */ 191269314Ssmh#define SK_CSR_SW_RESET 0x0001 192269314Ssmh#define SK_CSR_SW_UNRESET 0x0002 193269314Ssmh#define SK_CSR_MASTER_RESET 0x0004 194269314Ssmh#define SK_CSR_MASTER_UNRESET 0x0008 195269314Ssmh#define SK_CSR_MASTER_STOP 0x0010 196269314Ssmh#define SK_CSR_MASTER_DONE 0x0020 197269314Ssmh#define SK_CSR_SW_IRQ_CLEAR 0x0040 198269314Ssmh#define SK_CSR_SW_IRQ_SET 0x0080 199269314Ssmh#define SK_CSR_SLOTSIZE 0x0100 /* 1 == 64 bits, 0 == 32 */ 200269314Ssmh#define SK_CSR_BUSCLOCK 0x0200 /* 1 == 33/66 Mhz, = 33 */ 201269314Ssmh 202269314Ssmh/* SK_LED register */ 203269314Ssmh#define SK_LED_GREEN_OFF 0x01 204269314Ssmh#define SK_LED_GREEN_ON 0x02 205269314Ssmh 206269314Ssmh/* SK_ISR register */ 207269314Ssmh#define SK_ISR_TX2_AS_CHECK 0x00000001 208269314Ssmh#define SK_ISR_TX2_AS_EOF 0x00000002 209269314Ssmh#define SK_ISR_TX2_AS_EOB 0x00000004 210269314Ssmh#define SK_ISR_TX2_S_CHECK 0x00000008 211269314Ssmh#define SK_ISR_TX2_S_EOF 0x00000010 212269314Ssmh#define SK_ISR_TX2_S_EOB 0x00000020 213212420Sken#define SK_ISR_TX1_AS_CHECK 0x00000040 214212420Sken#define SK_ISR_TX1_AS_EOF 0x00000080 215212420Sken#define SK_ISR_TX1_AS_EOB 0x00000100 216212420Sken#define SK_ISR_TX1_S_CHECK 0x00000200 217212420Sken#define SK_ISR_TX1_S_EOF 0x00000400 218212420Sken#define SK_ISR_TX1_S_EOB 0x00000800 219212420Sken#define SK_ISR_RX2_CHECK 0x00001000 220212420Sken#define SK_ISR_RX2_EOF 0x00002000 221212420Sken#define SK_ISR_RX2_EOB 0x00004000 222212420Sken#define SK_ISR_RX1_CHECK 0x00008000 223212420Sken#define SK_ISR_RX1_EOF 0x00010000 224212420Sken#define SK_ISR_RX1_EOB 0x00020000 225212420Sken#define SK_ISR_LINK2_OFLOW 0x00040000 226212420Sken#define SK_ISR_MAC2 0x00080000 227212420Sken#define SK_ISR_LINK1_OFLOW 0x00100000 228237683Sken#define SK_ISR_MAC1 0x00200000 229212420Sken#define SK_ISR_TIMER 0x00400000 230212420Sken#define SK_ISR_EXTERNAL_REG 0x00800000 231253460Sscottl#define SK_ISR_SW 0x01000000 232212420Sken#define SK_ISR_I2C_RDY 0x02000000 233212420Sken#define SK_ISR_TX2_TIMEO 0x04000000 234212420Sken#define SK_ISR_TX1_TIMEO 0x08000000 235212420Sken#define SK_ISR_RX2_TIMEO 0x10000000 236212420Sken#define SK_ISR_RX1_TIMEO 0x20000000 237237683Sken#define SK_ISR_RSVD 0x40000000 238237683Sken#define SK_ISR_HWERR 0x80000000 239237683Sken 240237683Sken/* SK_IMR register */ 241237683Sken#define SK_IMR_TX2_AS_CHECK 0x00000001 242237683Sken#define SK_IMR_TX2_AS_EOF 0x00000002 243212420Sken#define SK_IMR_TX2_AS_EOB 0x00000004 244212420Sken#define SK_IMR_TX2_S_CHECK 0x00000008 245212420Sken#define SK_IMR_TX2_S_EOF 0x00000010 246212420Sken#define SK_IMR_TX2_S_EOB 0x00000020 247212420Sken#define SK_IMR_TX1_AS_CHECK 0x00000040 248212420Sken#define SK_IMR_TX1_AS_EOF 0x00000080 249212420Sken#define SK_IMR_TX1_AS_EOB 0x00000100 250212420Sken#define SK_IMR_TX1_S_CHECK 0x00000200 251237683Sken#define SK_IMR_TX1_S_EOF 0x00000400 252212420Sken#define SK_IMR_TX1_S_EOB 0x00000800 253253460Sscottl#define SK_IMR_RX2_CHECK 0x00001000 254237683Sken#define SK_IMR_RX2_EOF 0x00002000 255237683Sken#define SK_IMR_RX2_EOB 0x00004000 256237683Sken#define SK_IMR_RX1_CHECK 0x00008000 257212420Sken#define SK_IMR_RX1_EOF 0x00010000 258269314Ssmh#define SK_IMR_RX1_EOB 0x00020000 259212420Sken#define SK_IMR_LINK2_OFLOW 0x00040000 260253460Sscottl#define SK_IMR_MAC2 0x00080000 261212420Sken#define SK_IMR_LINK1_OFLOW 0x00100000 262212420Sken#define SK_IMR_MAC1 0x00200000 263212420Sken#define SK_IMR_TIMER 0x00400000 264212420Sken#define SK_IMR_EXTERNAL_REG 0x00800000 265212420Sken#define SK_IMR_SW 0x01000000 266212420Sken#define SK_IMR_I2C_RDY 0x02000000 267237683Sken#define SK_IMR_TX2_TIMEO 0x04000000 268212420Sken#define SK_IMR_TX1_TIMEO 0x08000000 269212420Sken#define SK_IMR_RX2_TIMEO 0x10000000 270212420Sken#define SK_IMR_RX1_TIMEO 0x20000000 271212420Sken#define SK_IMR_RSVD 0x40000000 272212420Sken#define SK_IMR_HWERR 0x80000000 273212420Sken 274212420Sken#define SK_INTRS1 \ 275212420Sken (SK_IMR_RX1_EOF|SK_IMR_TX1_S_EOF|SK_IMR_MAC1) 276212420Sken 277212420Sken#define SK_INTRS2 \ 278212420Sken (SK_IMR_RX2_EOF|SK_IMR_TX2_S_EOF|SK_IMR_MAC2) 279212420Sken 280212420Sken/* SK_IESR register */ 281212420Sken#define SK_IESR_PAR_RX2 0x00000001 282212420Sken#define SK_IESR_PAR_RX1 0x00000002 283212420Sken#define SK_IESR_PAR_MAC2 0x00000004 284212420Sken#define SK_IESR_PAR_MAC1 0x00000008 285212420Sken#define SK_IESR_PAR_WR_RAM 0x00000010 286253460Sscottl#define SK_IESR_PAR_RD_RAM 0x00000020 287212420Sken#define SK_IESR_NO_TSTAMP_MAC2 0x00000040 288237683Sken#define SK_IESR_NO_TSTAMO_MAC1 0x00000080 289212420Sken#define SK_IESR_NO_STS_MAC2 0x00000100 290212420Sken#define SK_IESR_NO_STS_MAC1 0x00000200 291237683Sken#define SK_IESR_IRQ_STS 0x00000400 292212420Sken#define SK_IESR_MASTERERR 0x00000800 293212420Sken 294212420Sken/* SK_IEMR register */ 295212420Sken#define SK_IEMR_PAR_RX2 0x00000001 296212420Sken#define SK_IEMR_PAR_RX1 0x00000002 297212420Sken#define SK_IEMR_PAR_MAC2 0x00000004 298212420Sken#define SK_IEMR_PAR_MAC1 0x00000008 299212420Sken#define SK_IEMR_PAR_WR_RAM 0x00000010 300212420Sken#define SK_IEMR_PAR_RD_RAM 0x00000020 301212420Sken#define SK_IEMR_NO_TSTAMP_MAC2 0x00000040 302212420Sken#define SK_IEMR_NO_TSTAMO_MAC1 0x00000080 303212420Sken#define SK_IEMR_NO_STS_MAC2 0x00000100 304212420Sken#define SK_IEMR_NO_STS_MAC1 0x00000200 305212420Sken#define SK_IEMR_IRQ_STS 0x00000400 306212420Sken#define SK_IEMR_MASTERERR 0x00000800 307212420Sken 308212420Sken/* Block 2 */ 309212420Sken#define SK_MAC0_0 0x0100 310212420Sken#define SK_MAC0_1 0x0104 311212420Sken#define SK_MAC1_0 0x0108 312212420Sken#define SK_MAC1_1 0x010C 313212420Sken#define SK_MAC2_0 0x0110 314212420Sken#define SK_MAC2_1 0x0114 315212420Sken#define SK_CONNTYPE 0x0118 316212420Sken#define SK_PMDTYPE 0x0119 317212420Sken#define SK_CONFIG 0x011A 318212420Sken#define SK_CHIPVER 0x011B 319253460Sscottl#define SK_EPROM0 0x011C 320212420Sken#define SK_EPROM1 0x011D 321212420Sken#define SK_EPROM2 0x011E 322212420Sken#define SK_EPROM3 0x011F 323253460Sscottl#define SK_EP_ADDR 0x0120 324212420Sken#define SK_EP_DATA 0x0124 325212420Sken#define SK_EP_LOADCTL 0x0128 326212420Sken#define SK_EP_LOADTST 0x0129 327230592Sken#define SK_TIMERINIT 0x0130 328230592Sken#define SK_TIMER 0x0134 329230592Sken#define SK_TIMERCTL 0x0138 330212420Sken#define SK_TIMERTST 0x0139 331230592Sken#define SK_IMTIMERINIT 0x0140 332212420Sken#define SK_IMTIMER 0x0144 333212420Sken#define SK_IMTIMERCTL 0x0148 334212420Sken#define SK_IMTIMERTST 0x0149 335212420Sken#define SK_IMMR 0x014C 336212420Sken#define SK_IHWEMR 0x0150 337212420Sken#define SK_TESTCTL1 0x0158 338253550Sken#define SK_TESTCTL2 0x0159 339253550Sken#define SK_GPIO 0x015C 340253550Sken#define SK_I2CHWCTL 0x0160 341253550Sken#define SK_I2CHWDATA 0x0164 342253550Sken#define SK_I2CHWIRQ 0x0168 343253550Sken#define SK_I2CSW 0x016C 344253550Sken#define SK_BLNKINIT 0x0170 345253550Sken#define SK_BLNKCOUNT 0x0174 346253550Sken#define SK_BLNKCTL 0x0178 347253550Sken#define SK_BLNKSTS 0x0179 348253550Sken#define SK_BLNKTST 0x017A 349268071Sscottl 350253550Sken#define SK_IMCTL_STOP 0x02 351253550Sken#define SK_IMCTL_START 0x04 352253550Sken 353253550Sken#define SK_IMTIMER_TICKS 54 354253550Sken#define SK_IM_USECS(x) ((x) * SK_IMTIMER_TICKS) 355253550Sken 356253550Sken/* 357253550Sken * The SK_EPROM0 register contains a byte that describes the 358253550Sken * amount of SRAM mounted on the NIC. The value also tells if 359253550Sken * the chips are 64K or 128K. This affects the RAMbuffer address 360253550Sken * offset that we need to use. 361253550Sken */ 362253550Sken#define SK_RAMSIZE_512K_64 0x1 363253550Sken#define SK_RAMSIZE_1024K_128 0x2 364253550Sken#define SK_RAMSIZE_1024K_64 0x3 365253550Sken#define SK_RAMSIZE_2048K_128 0x4 366253550Sken 367253550Sken#define SK_RBOFF_0 0x0 368253550Sken#define SK_RBOFF_80000 0x80000 369253550Sken 370253550Sken/* 371253550Sken * SK_EEPROM1 contains the PHY type, which may be XMAC for 372253550Sken * fiber-based cards or BCOM for 1000baseT cards with a Broadcom 373253550Sken * PHY. 374253550Sken */ 375253550Sken#define SK_PHYTYPE_XMAC 0 /* integeated XMAC II PHY */ 376322658Sken#define SK_PHYTYPE_BCOM 1 /* Broadcom BCM5400 */ 377253550Sken#define SK_PHYTYPE_LONE 2 /* Level One LXT1000 */ 378253550Sken#define SK_PHYTYPE_NAT 3 /* National DP83891 */ 379253550Sken#define SK_PHYTYPE_MARV_COPPER 4 /* Marvell 88E1011S */ 380253550Sken#define SK_PHYTYPE_MARV_FIBER 5 /* Marvell 88E1011S (fiber) */ 381253550Sken 382253550Sken/* 383253550Sken * PHY addresses. 384253550Sken */ 385253550Sken#define SK_PHYADDR_XMAC 0x0 386253550Sken#define SK_PHYADDR_BCOM 0x1 387253550Sken#define SK_PHYADDR_LONE 0x3 388253550Sken#define SK_PHYADDR_NAT 0x0 389253550Sken#define SK_PHYADDR_MARV 0x0 390253550Sken 391253550Sken#define SK_CONFIG_SINGLEMAC 0x01 392253550Sken#define SK_CONFIG_DIS_DSL_CLK 0x02 393253550Sken 394253550Sken#define SK_PMD_1000BASELX 0x4C 395253550Sken#define SK_PMD_1000BASESX 0x53 396253550Sken#define SK_PMD_1000BASECX 0x43 397253550Sken#define SK_PMD_1000BASETX 0x54 398253550Sken 399253550Sken/* GPIO bits */ 400253550Sken#define SK_GPIO_DAT0 0x00000001 401253550Sken#define SK_GPIO_DAT1 0x00000002 402253550Sken#define SK_GPIO_DAT2 0x00000004 403253550Sken#define SK_GPIO_DAT3 0x00000008 404253550Sken#define SK_GPIO_DAT4 0x00000010 405253550Sken#define SK_GPIO_DAT5 0x00000020 406253550Sken#define SK_GPIO_DAT6 0x00000040 407253550Sken#define SK_GPIO_DAT7 0x00000080 408253550Sken#define SK_GPIO_DAT8 0x00000100 409253550Sken#define SK_GPIO_DAT9 0x00000200 410253550Sken#define SK_GPIO_DIR0 0x00010000 411253550Sken#define SK_GPIO_DIR1 0x00020000 412253550Sken#define SK_GPIO_DIR2 0x00040000 413253550Sken#define SK_GPIO_DIR3 0x00080000 414253550Sken#define SK_GPIO_DIR4 0x00100000 415253550Sken#define SK_GPIO_DIR5 0x00200000 416253550Sken#define SK_GPIO_DIR6 0x00400000 417253550Sken#define SK_GPIO_DIR7 0x00800000 418253550Sken#define SK_GPIO_DIR8 0x01000000 419253550Sken#define SK_GPIO_DIR9 0x02000000 420253550Sken 421253550Sken/* Block 3 Ram interface and MAC arbiter registers */ 422253550Sken#define SK_RAMADDR 0x0180 423253550Sken#define SK_RAMDATA0 0x0184 424253550Sken#define SK_RAMDATA1 0x0188 425253550Sken#define SK_TO0 0x0190 426253550Sken#define SK_TO1 0x0191 427253550Sken#define SK_TO2 0x0192 428253550Sken#define SK_TO3 0x0193 429253550Sken#define SK_TO4 0x0194 430322658Sken#define SK_TO5 0x0195 431322658Sken#define SK_TO6 0x0196 432253550Sken#define SK_TO7 0x0197 433253550Sken#define SK_TO8 0x0198 434253550Sken#define SK_TO9 0x0199 435253550Sken#define SK_TO10 0x019A 436253550Sken#define SK_TO11 0x019B 437253550Sken#define SK_RITIMEO_TMR 0x019C 438253550Sken#define SK_RAMCTL 0x01A0 439253550Sken#define SK_RITIMER_TST 0x01A2 440253550Sken 441253550Sken#define SK_RAMCTL_RESET 0x0001 442253550Sken#define SK_RAMCTL_UNRESET 0x0002 443253550Sken#define SK_RAMCTL_CLR_IRQ_WPAR 0x0100 444253550Sken#define SK_RAMCTL_CLR_IRQ_RPAR 0x0200 445253550Sken 446253550Sken/* Mac arbiter registers */ 447253550Sken#define SK_MINIT_RX1 0x01B0 448253550Sken#define SK_MINIT_RX2 0x01B1 449253550Sken#define SK_MINIT_TX1 0x01B2 450253550Sken#define SK_MINIT_TX2 0x01B3 451253550Sken#define SK_MTIMEO_RX1 0x01B4 452322658Sken#define SK_MTIMEO_RX2 0x01B5 453322658Sken#define SK_MTIMEO_TX1 0x01B6 454322658Sken#define SK_MTIEMO_TX2 0x01B7 455253550Sken#define SK_MACARB_CTL 0x01B8 456253550Sken#define SK_MTIMER_TST 0x01BA 457253550Sken#define SK_RCINIT_RX1 0x01C0 458253550Sken#define SK_RCINIT_RX2 0x01C1 459253550Sken#define SK_RCINIT_TX1 0x01C2 460253550Sken#define SK_RCINIT_TX2 0x01C3 461253550Sken#define SK_RCTIMEO_RX1 0x01C4 462253550Sken#define SK_RCTIMEO_RX2 0x01C5 463253550Sken#define SK_RCTIMEO_TX1 0x01C6 464253550Sken#define SK_RCTIMEO_TX2 0x01C7 465253550Sken#define SK_RECOVERY_CTL 0x01C8 466253550Sken#define SK_RCTIMER_TST 0x01CA 467253550Sken 468253550Sken/* Packet arbiter registers */ 469253550Sken#define SK_RXPA1_TINIT 0x01D0 470253550Sken#define SK_RXPA2_TINIT 0x01D4 471253550Sken#define SK_TXPA1_TINIT 0x01D8 472253550Sken#define SK_TXPA2_TINIT 0x01DC 473253550Sken#define SK_RXPA1_TIMEO 0x01E0 474253550Sken#define SK_RXPA2_TIMEO 0x01E4 475253550Sken#define SK_TXPA1_TIMEO 0x01E8 476253550Sken#define SK_TXPA2_TIMEO 0x01EC 477253550Sken#define SK_PKTARB_CTL 0x01F0 478253550Sken#define SK_PKTATB_TST 0x01F2 479253550Sken 480253550Sken#define SK_PKTARB_TIMEOUT 0x2000 481253550Sken 482253550Sken#define SK_PKTARBCTL_RESET 0x0001 483253550Sken#define SK_PKTARBCTL_UNRESET 0x0002 484253550Sken#define SK_PKTARBCTL_RXTO1_OFF 0x0004 485253550Sken#define SK_PKTARBCTL_RXTO1_ON 0x0008 486253550Sken#define SK_PKTARBCTL_RXTO2_OFF 0x0010 487253550Sken#define SK_PKTARBCTL_RXTO2_ON 0x0020 488253550Sken#define SK_PKTARBCTL_TXTO1_OFF 0x0040 489253550Sken#define SK_PKTARBCTL_TXTO1_ON 0x0080 490253550Sken#define SK_PKTARBCTL_TXTO2_OFF 0x0100 491253550Sken#define SK_PKTARBCTL_TXTO2_ON 0x0200 492329189Smav#define SK_PKTARBCTL_CLR_IRQ_RXTO1 0x0400 493329189Smav#define SK_PKTARBCTL_CLR_IRQ_RXTO2 0x0800 494329189Smav#define SK_PKTARBCTL_CLR_IRQ_TXTO1 0x1000 495329189Smav#define SK_PKTARBCTL_CLR_IRQ_TXTO2 0x2000 496253550Sken 497253550Sken#define SK_MINIT_XMAC_B2 54 498253550Sken#define SK_MINIT_XMAC_C1 63 499253550Sken 500253550Sken#define SK_MACARBCTL_RESET 0x0001 501253550Sken#define SK_MACARBCTL_UNRESET 0x0002 502253550Sken#define SK_MACARBCTL_FASTOE_OFF 0x0004 503253550Sken#define SK_MACARBCRL_FASTOE_ON 0x0008 504253550Sken 505253550Sken#define SK_RCINIT_XMAC_B2 54 506253550Sken#define SK_RCINIT_XMAC_C1 0 507253550Sken 508253550Sken#define SK_RECOVERYCTL_RX1_OFF 0x0001 509253550Sken#define SK_RECOVERYCTL_RX1_ON 0x0002 510253550Sken#define SK_RECOVERYCTL_RX2_OFF 0x0004 511253550Sken#define SK_RECOVERYCTL_RX2_ON 0x0008 512253550Sken#define SK_RECOVERYCTL_TX1_OFF 0x0010 513253550Sken#define SK_RECOVERYCTL_TX1_ON 0x0020 514253550Sken#define SK_RECOVERYCTL_TX2_OFF 0x0040 515253550Sken#define SK_RECOVERYCTL_TX2_ON 0x0080 516319446Sslm 517319446Sslm#define SK_RECOVERY_XMAC_B2 \ 518253550Sken (SK_RECOVERYCTL_RX1_ON|SK_RECOVERYCTL_RX2_ON| \ 519253550Sken SK_RECOVERYCTL_TX1_ON|SK_RECOVERYCTL_TX2_ON) 520253550Sken 521253550Sken#define SK_RECOVERY_XMAC_C1 \ 522253550Sken (SK_RECOVERYCTL_RX1_OFF|SK_RECOVERYCTL_RX2_OFF| \ 523253550Sken SK_RECOVERYCTL_TX1_OFF|SK_RECOVERYCTL_TX2_OFF) 524253550Sken 525253550Sken/* Block 4 -- TX Arbiter MAC 1 */ 526253550Sken#define SK_TXAR1_TIMERINIT 0x0200 527253550Sken#define SK_TXAR1_TIMERVAL 0x0204 528253550Sken#define SK_TXAR1_LIMITINIT 0x0208 529253550Sken#define SK_TXAR1_LIMITCNT 0x020C 530253550Sken#define SK_TXAR1_COUNTERCTL 0x0210 531253550Sken#define SK_TXAR1_COUNTERTST 0x0212 532253550Sken#define SK_TXAR1_COUNTERSTS 0x0212 533253550Sken 534253550Sken/* Block 5 -- TX Arbiter MAC 2 */ 535253550Sken#define SK_TXAR2_TIMERINIT 0x0280 536253550Sken#define SK_TXAR2_TIMERVAL 0x0284 537253550Sken#define SK_TXAR2_LIMITINIT 0x0288 538253550Sken#define SK_TXAR2_LIMITCNT 0x028C 539253550Sken#define SK_TXAR2_COUNTERCTL 0x0290 540253550Sken#define SK_TXAR2_COUNTERTST 0x0291 541253550Sken#define SK_TXAR2_COUNTERSTS 0x0292 542253550Sken 543253550Sken#define SK_TXARCTL_OFF 0x01 544253550Sken#define SK_TXARCTL_ON 0x02 545253550Sken#define SK_TXARCTL_RATECTL_OFF 0x04 546253550Sken#define SK_TXARCTL_RATECTL_ON 0x08 547253550Sken#define SK_TXARCTL_ALLOC_OFF 0x10 548253550Sken#define SK_TXARCTL_ALLOC_ON 0x20 549253550Sken#define SK_TXARCTL_FSYNC_OFF 0x40 550253550Sken#define SK_TXARCTL_FSYNC_ON 0x80 551253550Sken 552253550Sken/* Block 6 -- External registers */ 553253550Sken#define SK_EXTREG_BASE 0x300 554253550Sken#define SK_EXTREG_END 0x37C 555253550Sken 556253550Sken/* Block 7 -- PCI config registers */ 557253550Sken#define SK_PCI_BASE 0x0380 558253550Sken#define SK_PCI_END 0x03FC 559253550Sken 560253550Sken/* Compute offset of mirrored PCI register */ 561253550Sken#define SK_PCI_REG(reg) ((reg) + SK_PCI_BASE) 562253550Sken 563253550Sken/* Block 8 -- RX queue 1 */ 564253550Sken#define SK_RXQ1_BUFCNT 0x0400 565253550Sken#define SK_RXQ1_BUFCTL 0x0402 566253550Sken#define SK_RXQ1_NEXTDESC 0x0404 567253550Sken#define SK_RXQ1_RXBUF_LO 0x0408 568253550Sken#define SK_RXQ1_RXBUF_HI 0x040C 569253550Sken#define SK_RXQ1_RXSTAT 0x0410 570253550Sken#define SK_RXQ1_TIMESTAMP 0x0414 571253550Sken#define SK_RXQ1_CSUM1 0x0418 572253550Sken#define SK_RXQ1_CSUM2 0x041A 573253550Sken#define SK_RXQ1_CSUM1_START 0x041C 574253550Sken#define SK_RXQ1_CSUM2_START 0x041E 575253550Sken#define SK_RXQ1_CURADDR_LO 0x0420 576253550Sken#define SK_RXQ1_CURADDR_HI 0x0424 577253550Sken#define SK_RXQ1_CURCNT_LO 0x0428 578253550Sken#define SK_RXQ1_CURCNT_HI 0x042C 579253550Sken#define SK_RXQ1_CURBYTES 0x0430 580253550Sken#define SK_RXQ1_BMU_CSR 0x0434 581253550Sken#define SK_RXQ1_WATERMARK 0x0438 582253550Sken#define SK_RXQ1_FLAG 0x043A 583253550Sken#define SK_RXQ1_TEST1 0x043C 584253550Sken#define SK_RXQ1_TEST2 0x0440 585253550Sken#define SK_RXQ1_TEST3 0x0444 586253550Sken 587253550Sken/* Block 9 -- RX queue 2 */ 588253550Sken#define SK_RXQ2_BUFCNT 0x0480 589253550Sken#define SK_RXQ2_BUFCTL 0x0482 590253550Sken#define SK_RXQ2_NEXTDESC 0x0484 591253550Sken#define SK_RXQ2_RXBUF_LO 0x0488 592253550Sken#define SK_RXQ2_RXBUF_HI 0x048C 593253550Sken#define SK_RXQ2_RXSTAT 0x0490 594253550Sken#define SK_RXQ2_TIMESTAMP 0x0494 595253550Sken#define SK_RXQ2_CSUM1 0x0498 596253550Sken#define SK_RXQ2_CSUM2 0x049A 597253550Sken#define SK_RXQ2_CSUM1_START 0x049C 598253550Sken#define SK_RXQ2_CSUM2_START 0x049E 599253550Sken#define SK_RXQ2_CURADDR_LO 0x04A0 600253550Sken#define SK_RXQ2_CURADDR_HI 0x04A4 601253550Sken#define SK_RXQ2_CURCNT_LO 0x04A8 602253550Sken#define SK_RXQ2_CURCNT_HI 0x04AC 603253550Sken#define SK_RXQ2_CURBYTES 0x04B0 604253550Sken#define SK_RXQ2_BMU_CSR 0x04B4 605253550Sken#define SK_RXQ2_WATERMARK 0x04B8 606253550Sken#define SK_RXQ2_FLAG 0x04BA 607253550Sken#define SK_RXQ2_TEST1 0x04BC 608253550Sken#define SK_RXQ2_TEST2 0x04C0 609253550Sken#define SK_RXQ2_TEST3 0x04C4 610253550Sken 611253550Sken#define SK_RXBMU_CLR_IRQ_ERR 0x00000001 612253550Sken#define SK_RXBMU_CLR_IRQ_EOF 0x00000002 613253550Sken#define SK_RXBMU_CLR_IRQ_EOB 0x00000004 614253550Sken#define SK_RXBMU_CLR_IRQ_PAR 0x00000008 615253550Sken#define SK_RXBMU_RX_START 0x00000010 616253550Sken#define SK_RXBMU_RX_STOP 0x00000020 617253550Sken#define SK_RXBMU_POLL_OFF 0x00000040 618253550Sken#define SK_RXBMU_POLL_ON 0x00000080 619253550Sken#define SK_RXBMU_TRANSFER_SM_RESET 0x00000100 620253550Sken#define SK_RXBMU_TRANSFER_SM_UNRESET 0x00000200 621253550Sken#define SK_RXBMU_DESCWR_SM_RESET 0x00000400 622253550Sken#define SK_RXBMU_DESCWR_SM_UNRESET 0x00000800 623269316Ssmh#define SK_RXBMU_DESCRD_SM_RESET 0x00001000 624253550Sken#define SK_RXBMU_DESCRD_SM_UNRESET 0x00002000 625262553Smav#define SK_RXBMU_SUPERVISOR_SM_RESET 0x00004000 626262553Smav#define SK_RXBMU_SUPERVISOR_SM_UNRESET 0x00008000 627253550Sken#define SK_RXBMU_PFI_SM_RESET 0x00010000 628253550Sken#define SK_RXBMU_PFI_SM_UNRESET 0x00020000 629253550Sken#define SK_RXBMU_FIFO_RESET 0x00040000 630253550Sken#define SK_RXBMU_FIFO_UNRESET 0x00080000 631253550Sken#define SK_RXBMU_DESC_RESET 0x00100000 632253550Sken#define SK_RXBMU_DESC_UNRESET 0x00200000 633253550Sken#define SK_RXBMU_SUPERVISOR_IDLE 0x01000000 634253550Sken 635253550Sken#define SK_RXBMU_ONLINE \ 636253550Sken (SK_RXBMU_TRANSFER_SM_UNRESET|SK_RXBMU_DESCWR_SM_UNRESET| \ 637253550Sken SK_RXBMU_DESCRD_SM_UNRESET|SK_RXBMU_SUPERVISOR_SM_UNRESET| \ 638253550Sken SK_RXBMU_PFI_SM_UNRESET|SK_RXBMU_FIFO_UNRESET| \ 639253550Sken SK_RXBMU_DESC_UNRESET) 640253550Sken 641253550Sken#define SK_RXBMU_OFFLINE \ 642253550Sken (SK_RXBMU_TRANSFER_SM_RESET|SK_RXBMU_DESCWR_SM_RESET| \ 643253550Sken SK_RXBMU_DESCRD_SM_RESET|SK_RXBMU_SUPERVISOR_SM_RESET| \ 644253550Sken SK_RXBMU_PFI_SM_RESET|SK_RXBMU_FIFO_RESET| \ 645253550Sken SK_RXBMU_DESC_RESET) 646253550Sken 647253550Sken/* Block 12 -- TX sync queue 1 */ 648253550Sken#define SK_TXQS1_BUFCNT 0x0600 649253550Sken#define SK_TXQS1_BUFCTL 0x0602 650253550Sken#define SK_TXQS1_NEXTDESC 0x0604 651253550Sken#define SK_TXQS1_RXBUF_LO 0x0608 652253550Sken#define SK_TXQS1_RXBUF_HI 0x060C 653253550Sken#define SK_TXQS1_RXSTAT 0x0610 654253550Sken#define SK_TXQS1_CSUM_STARTVAL 0x0614 655253550Sken#define SK_TXQS1_CSUM_STARTPOS 0x0618 656253550Sken#define SK_TXQS1_CSUM_WRITEPOS 0x061A 657253550Sken#define SK_TXQS1_CURADDR_LO 0x0620 658253550Sken#define SK_TXQS1_CURADDR_HI 0x0624 659253550Sken#define SK_TXQS1_CURCNT_LO 0x0628 660253550Sken#define SK_TXQS1_CURCNT_HI 0x062C 661253550Sken#define SK_TXQS1_CURBYTES 0x0630 662253550Sken#define SK_TXQS1_BMU_CSR 0x0634 663253550Sken#define SK_TXQS1_WATERMARK 0x0638 664253550Sken#define SK_TXQS1_FLAG 0x063A 665253550Sken#define SK_TXQS1_TEST1 0x063C 666253550Sken#define SK_TXQS1_TEST2 0x0640 667253550Sken#define SK_TXQS1_TEST3 0x0644 668253550Sken 669253550Sken/* Block 13 -- TX async queue 1 */ 670253550Sken#define SK_TXQA1_BUFCNT 0x0680 671253550Sken#define SK_TXQA1_BUFCTL 0x0682 672253550Sken#define SK_TXQA1_NEXTDESC 0x0684 673253550Sken#define SK_TXQA1_RXBUF_LO 0x0688 674253550Sken#define SK_TXQA1_RXBUF_HI 0x068C 675230592Sken#define SK_TXQA1_RXSTAT 0x0690 676230592Sken#define SK_TXQA1_CSUM_STARTVAL 0x0694 677230592Sken#define SK_TXQA1_CSUM_STARTPOS 0x0698 678230592Sken#define SK_TXQA1_CSUM_WRITEPOS 0x069A 679230592Sken#define SK_TXQA1_CURADDR_LO 0x06A0 680230592Sken#define SK_TXQA1_CURADDR_HI 0x06A4 681230592Sken#define SK_TXQA1_CURCNT_LO 0x06A8 682230592Sken#define SK_TXQA1_CURCNT_HI 0x06AC 683230592Sken#define SK_TXQA1_CURBYTES 0x06B0 684230592Sken#define SK_TXQA1_BMU_CSR 0x06B4 685230592Sken#define SK_TXQA1_WATERMARK 0x06B8 686230592Sken#define SK_TXQA1_FLAG 0x06BA 687269314Ssmh#define SK_TXQA1_TEST1 0x06BC 688230592Sken#define SK_TXQA1_TEST2 0x06C0 689269314Ssmh#define SK_TXQA1_TEST3 0x06C4 690269314Ssmh 691253460Sscottl/* Block 14 -- TX sync queue 2 */ 692230592Sken#define SK_TXQS2_BUFCNT 0x0700 693230592Sken#define SK_TXQS2_BUFCTL 0x0702 694230592Sken#define SK_TXQS2_NEXTDESC 0x0704 695230592Sken#define SK_TXQS2_RXBUF_LO 0x0708 696253460Sscottl#define SK_TXQS2_RXBUF_HI 0x070C 697253460Sscottl#define SK_TXQS2_RXSTAT 0x0710 698230592Sken#define SK_TXQS2_CSUM_STARTVAL 0x0714 699230592Sken#define SK_TXQS2_CSUM_STARTPOS 0x0718 700230592Sken#define SK_TXQS2_CSUM_WRITEPOS 0x071A 701253460Sscottl#define SK_TXQS2_CURADDR_LO 0x0720 702230592Sken#define SK_TXQS2_CURADDR_HI 0x0724 703230592Sken#define SK_TXQS2_CURCNT_LO 0x0728 704230592Sken#define SK_TXQS2_CURCNT_HI 0x072C 705230592Sken#define SK_TXQS2_CURBYTES 0x0730 706230592Sken#define SK_TXQS2_BMU_CSR 0x0734 707253550Sken#define SK_TXQS2_WATERMARK 0x0738 708253550Sken#define SK_TXQS2_FLAG 0x073A 709253550Sken#define SK_TXQS2_TEST1 0x073C 710253460Sscottl#define SK_TXQS2_TEST2 0x0740 711230592Sken#define SK_TXQS2_TEST3 0x0744 712230592Sken 713237683Sken/* Block 15 -- TX async queue 2 */ 714230592Sken#define SK_TXQA2_BUFCNT 0x0780 715253460Sscottl#define SK_TXQA2_BUFCTL 0x0782 716230592Sken#define SK_TXQA2_NEXTDESC 0x0784 717230592Sken#define SK_TXQA2_RXBUF_LO 0x0788 718230592Sken#define SK_TXQA2_RXBUF_HI 0x078C 719230592Sken#define SK_TXQA2_RXSTAT 0x0790 720230592Sken#define SK_TXQA2_CSUM_STARTVAL 0x0794 721230592Sken#define SK_TXQA2_CSUM_STARTPOS 0x0798 722230592Sken#define SK_TXQA2_CSUM_WRITEPOS 0x079A 723230592Sken#define SK_TXQA2_CURADDR_LO 0x07A0 724230592Sken#define SK_TXQA2_CURADDR_HI 0x07A4 725230592Sken#define SK_TXQA2_CURCNT_LO 0x07A8 726253550Sken#define SK_TXQA2_CURCNT_HI 0x07AC 727253550Sken#define SK_TXQA2_CURBYTES 0x07B0 728253550Sken#define SK_TXQA2_BMU_CSR 0x07B4 729253550Sken#define SK_TXQA2_WATERMARK 0x07B8 730253550Sken#define SK_TXQA2_FLAG 0x07BA 731253550Sken#define SK_TXQA2_TEST1 0x07BC 732253550Sken#define SK_TXQA2_TEST2 0x07C0 733253550Sken#define SK_TXQA2_TEST3 0x07C4 734230592Sken 735253550Sken#define SK_TXBMU_CLR_IRQ_ERR 0x00000001 736230592Sken#define SK_TXBMU_CLR_IRQ_EOF 0x00000002 737253550Sken#define SK_TXBMU_CLR_IRQ_EOB 0x00000004 738253550Sken#define SK_TXBMU_TX_START 0x00000010 739253550Sken#define SK_TXBMU_TX_STOP 0x00000020 740230592Sken#define SK_TXBMU_POLL_OFF 0x00000040 741253550Sken#define SK_TXBMU_POLL_ON 0x00000080 742230592Sken#define SK_TXBMU_TRANSFER_SM_RESET 0x00000100 743253550Sken#define SK_TXBMU_TRANSFER_SM_UNRESET 0x00000200 744253550Sken#define SK_TXBMU_DESCWR_SM_RESET 0x00000400 745253550Sken#define SK_TXBMU_DESCWR_SM_UNRESET 0x00000800 746253550Sken#define SK_TXBMU_DESCRD_SM_RESET 0x00001000 747253550Sken#define SK_TXBMU_DESCRD_SM_UNRESET 0x00002000 748253550Sken#define SK_TXBMU_SUPERVISOR_SM_RESET 0x00004000 749253550Sken#define SK_TXBMU_SUPERVISOR_SM_UNRESET 0x00008000 750230592Sken#define SK_TXBMU_PFI_SM_RESET 0x00010000 751253550Sken#define SK_TXBMU_PFI_SM_UNRESET 0x00020000 752253550Sken#define SK_TXBMU_FIFO_RESET 0x00040000 753230592Sken#define SK_TXBMU_FIFO_UNRESET 0x00080000 754253550Sken#define SK_TXBMU_DESC_RESET 0x00100000 755253550Sken#define SK_TXBMU_DESC_UNRESET 0x00200000 756253550Sken#define SK_TXBMU_SUPERVISOR_IDLE 0x01000000 757253550Sken 758253550Sken#define SK_TXBMU_ONLINE \ 759230592Sken (SK_TXBMU_TRANSFER_SM_UNRESET|SK_TXBMU_DESCWR_SM_UNRESET| \ 760253550Sken SK_TXBMU_DESCRD_SM_UNRESET|SK_TXBMU_SUPERVISOR_SM_UNRESET| \ 761253550Sken SK_TXBMU_PFI_SM_UNRESET|SK_TXBMU_FIFO_UNRESET| \ 762230592Sken SK_TXBMU_DESC_UNRESET) 763230592Sken 764230592Sken#define SK_TXBMU_OFFLINE \ 765230592Sken (SK_TXBMU_TRANSFER_SM_RESET|SK_TXBMU_DESCWR_SM_RESET| \ 766230592Sken SK_TXBMU_DESCRD_SM_RESET|SK_TXBMU_SUPERVISOR_SM_RESET| \ 767253460Sscottl SK_TXBMU_PFI_SM_RESET|SK_TXBMU_FIFO_RESET| \ 768253460Sscottl SK_TXBMU_DESC_RESET) 769230592Sken 770269314Ssmh/* Block 16 -- Receive RAMbuffer 1 */ 771269314Ssmh#define SK_RXRB1_START 0x0800 772230592Sken#define SK_RXRB1_END 0x0804 773230592Sken#define SK_RXRB1_WR_PTR 0x0808 774230592Sken#define SK_RXRB1_RD_PTR 0x080C 775237683Sken#define SK_RXRB1_UTHR_PAUSE 0x0810 776237683Sken#define SK_RXRB1_LTHR_PAUSE 0x0814 777237683Sken#define SK_RXRB1_UTHR_HIPRIO 0x0818 778237683Sken#define SK_RXRB1_UTHR_LOPRIO 0x081C 779237683Sken#define SK_RXRB1_PKTCNT 0x0820 780212420Sken#define SK_RXRB1_LVL 0x0824 781237683Sken#define SK_RXRB1_CTLTST 0x0828 782212420Sken 783212420Sken/* Block 17 -- Receive RAMbuffer 2 */ 784237683Sken#define SK_RXRB2_START 0x0880 785237683Sken#define SK_RXRB2_END 0x0884 786237683Sken#define SK_RXRB2_WR_PTR 0x0888 787237683Sken#define SK_RXRB2_RD_PTR 0x088C 788237683Sken#define SK_RXRB2_UTHR_PAUSE 0x0890 789237683Sken#define SK_RXRB2_LTHR_PAUSE 0x0894 790237683Sken#define SK_RXRB2_UTHR_HIPRIO 0x0898 791237683Sken#define SK_RXRB2_UTHR_LOPRIO 0x089C 792237683Sken#define SK_RXRB2_PKTCNT 0x08A0 793253460Sscottl#define SK_RXRB2_LVL 0x08A4 794298955Spfg#define SK_RXRB2_CTLTST 0x08A8 795237683Sken 796237683Sken/* Block 20 -- Sync. Transmit RAMbuffer 1 */ 797237683Sken#define SK_TXRBS1_START 0x0A00 798237683Sken#define SK_TXRBS1_END 0x0A04 799237683Sken#define SK_TXRBS1_WR_PTR 0x0A08 800237683Sken#define SK_TXRBS1_RD_PTR 0x0A0C 801237683Sken#define SK_TXRBS1_PKTCNT 0x0A20 802237683Sken#define SK_TXRBS1_LVL 0x0A24 803237683Sken#define SK_TXRBS1_CTLTST 0x0A28 804237683Sken 805237683Sken/* Block 21 -- Async. Transmit RAMbuffer 1 */ 806237683Sken#define SK_TXRBA1_START 0x0A80 807237683Sken#define SK_TXRBA1_END 0x0A84 808237683Sken#define SK_TXRBA1_WR_PTR 0x0A88 809237683Sken#define SK_TXRBA1_RD_PTR 0x0A8C 810237683Sken#define SK_TXRBA1_PKTCNT 0x0AA0 811237683Sken#define SK_TXRBA1_LVL 0x0AA4 812237683Sken#define SK_TXRBA1_CTLTST 0x0AA8 813237683Sken 814237683Sken/* Block 22 -- Sync. Transmit RAMbuffer 2 */ 815237683Sken#define SK_TXRBS2_START 0x0B00 816237683Sken#define SK_TXRBS2_END 0x0B04 817237683Sken#define SK_TXRBS2_WR_PTR 0x0B08 818237683Sken#define SK_TXRBS2_RD_PTR 0x0B0C 819237683Sken#define SK_TXRBS2_PKTCNT 0x0B20 820237683Sken#define SK_TXRBS2_LVL 0x0B24 821237683Sken#define SK_TXRBS2_CTLTST 0x0B28 822237683Sken 823212420Sken/* Block 23 -- Async. Transmit RAMbuffer 2 */ 824237683Sken#define SK_TXRBA2_START 0x0B80 825212420Sken#define SK_TXRBA2_END 0x0B84 826212420Sken#define SK_TXRBA2_WR_PTR 0x0B88 827212420Sken#define SK_TXRBA2_RD_PTR 0x0B8C 828212420Sken#define SK_TXRBA2_PKTCNT 0x0BA0 829212420Sken#define SK_TXRBA2_LVL 0x0BA4 830212420Sken#define SK_TXRBA2_CTLTST 0x0BA8 831212420Sken 832212420Sken#define SK_RBCTL_RESET 0x00000001 833212420Sken#define SK_RBCTL_UNRESET 0x00000002 834212420Sken#define SK_RBCTL_OFF 0x00000004 835212420Sken#define SK_RBCTL_ON 0x00000008 836212420Sken#define SK_RBCTL_STORENFWD_OFF 0x00000010 837212420Sken#define SK_RBCTL_STORENFWD_ON 0x00000020 838212420Sken 839212420Sken/* Block 24 -- RX MAC FIFO 1 regisrers and LINK_SYNC counter */ 840212420Sken#define SK_RXF1_END 0x0C00 841212420Sken#define SK_RXF1_WPTR 0x0C04 842212420Sken#define SK_RXF1_RPTR 0x0C0C 843212420Sken#define SK_RXF1_PKTCNT 0x0C10 844212420Sken#define SK_RXF1_LVL 0x0C14 845212420Sken#define SK_RXF1_MACCTL 0x0C18 846212420Sken#define SK_RXF1_CTL 0x0C1C 847212420Sken#define SK_RXLED1_CNTINIT 0x0C20 848212420Sken#define SK_RXLED1_COUNTER 0x0C24 849212420Sken#define SK_RXLED1_CTL 0x0C28 850237683Sken#define SK_RXLED1_TST 0x0C29 851247588Sjhb#define SK_LINK_SYNC1_CINIT 0x0C30 852247588Sjhb#define SK_LINK_SYNC1_COUNTER 0x0C34 853237683Sken#define SK_LINK_SYNC1_CTL 0x0C38 854212420Sken#define SK_LINK_SYNC1_TST 0x0C39 855212420Sken#define SK_LINKLED1_CTL 0x0C3C 856212420Sken 857212420Sken#define SK_FIFO_END 0x3F 858212420Sken 859212420Sken/* Receive MAC FIFO 1 (Yukon Only) */ 860212420Sken#define SK_RXMF1_END 0x0C40 861212420Sken#define SK_RXMF1_THRESHOLD 0x0C44 862212420Sken#define SK_RXMF1_CTRL_TEST 0x0C48 863212420Sken#define SK_RXMF1_WRITE_PTR 0x0C60 864212420Sken#define SK_RXMF1_WRITE_LEVEL 0x0C68 865212420Sken#define SK_RXMF1_READ_PTR 0x0C70 866212420Sken#define SK_RXMF1_READ_LEVEL 0x0C78 867212420Sken 868212420Sken#define SK_RFCTL_WR_PTR_TST_ON 0x00004000 /* Write pointer test on*/ 869212420Sken#define SK_RFCTL_WR_PTR_TST_OFF 0x00002000 /* Write pointer test off */ 870212420Sken#define SK_RFCTL_WR_PTR_STEP 0x00001000 /* Write pointer increment */ 871212420Sken#define SK_RFCTL_RD_PTR_TST_ON 0x00000400 /* Read pointer test on */ 872212420Sken#define SK_RFCTL_RD_PTR_TST_OFF 0x00000200 /* Read pointer test off */ 873212420Sken#define SK_RFCTL_RD_PTR_STEP 0x00000100 /* Read pointer increment */ 874212420Sken#define SK_RFCTL_RX_FIFO_OVER 0x00000040 /* Clear IRQ RX FIFO Overrun */ 875212420Sken#define SK_RFCTL_FRAME_RX_DONE 0x00000010 /* Clear IRQ Frame RX Done */ 876212420Sken#define SK_RFCTL_OPERATION_ON 0x00000008 /* Operational mode on */ 877212420Sken#define SK_RFCTL_OPERATION_OFF 0x00000004 /* Operational mode off */ 878237683Sken#define SK_RFCTL_RESET_CLEAR 0x00000002 /* MAC FIFO Reset Clear */ 879212420Sken#define SK_RFCTL_RESET_SET 0x00000001 /* MAC FIFO Reset Set */ 880212420Sken 881212420Sken/* Block 25 -- RX MAC FIFO 2 regisrers and LINK_SYNC counter */ 882212420Sken#define SK_RXF2_END 0x0C80 883212420Sken#define SK_RXF2_WPTR 0x0C84 884212420Sken#define SK_RXF2_RPTR 0x0C8C 885212420Sken#define SK_RXF2_PKTCNT 0x0C90 886212420Sken#define SK_RXF2_LVL 0x0C94 887237683Sken#define SK_RXF2_MACCTL 0x0C98 888237683Sken#define SK_RXF2_CTL 0x0C9C 889212420Sken#define SK_RXLED2_CNTINIT 0x0CA0 890212420Sken#define SK_RXLED2_COUNTER 0x0CA4 891212420Sken#define SK_RXLED2_CTL 0x0CA8 892212420Sken#define SK_RXLED2_TST 0x0CA9 893212420Sken#define SK_LINK_SYNC2_CINIT 0x0CB0 894212420Sken#define SK_LINK_SYNC2_COUNTER 0x0CB4 895212420Sken#define SK_LINK_SYNC2_CTL 0x0CB8 896212420Sken#define SK_LINK_SYNC2_TST 0x0CB9 897212420Sken#define SK_LINKLED2_CTL 0x0CBC 898212420Sken 899212420Sken#define SK_RXMACCTL_CLR_IRQ_NOSTS 0x00000001 900212420Sken#define SK_RXMACCTL_CLR_IRQ_NOTSTAMP 0x00000002 901212420Sken#define SK_RXMACCTL_TSTAMP_OFF 0x00000004 902212420Sken#define SK_RXMACCTL_RSTAMP_ON 0x00000008 903212420Sken#define SK_RXMACCTL_FLUSH_OFF 0x00000010 904212420Sken#define SK_RXMACCTL_FLUSH_ON 0x00000020 905212420Sken#define SK_RXMACCTL_PAUSE_OFF 0x00000040 906212420Sken#define SK_RXMACCTL_PAUSE_ON 0x00000080 907212420Sken#define SK_RXMACCTL_AFULL_OFF 0x00000100 908212420Sken#define SK_RXMACCTL_AFULL_ON 0x00000200 909212420Sken#define SK_RXMACCTL_VALIDTIME_PATCH_OFF 0x00000400 910212420Sken#define SK_RXMACCTL_VALIDTIME_PATCH_ON 0x00000800 911212420Sken#define SK_RXMACCTL_RXRDY_PATCH_OFF 0x00001000 912212420Sken#define SK_RXMACCTL_RXRDY_PATCH_ON 0x00002000 913212420Sken#define SK_RXMACCTL_STS_TIMEO 0x00FF0000 914212420Sken#define SK_RXMACCTL_TSTAMP_TIMEO 0xFF000000 915212420Sken 916212420Sken#define SK_RXLEDCTL_ENABLE 0x0001 917212420Sken#define SK_RXLEDCTL_COUNTER_STOP 0x0002 918212420Sken#define SK_RXLEDCTL_COUNTER_START 0x0004 919212420Sken 920212420Sken#define SK_LINKLED_OFF 0x0001 921212420Sken#define SK_LINKLED_ON 0x0002 922212420Sken#define SK_LINKLED_LINKSYNC_OFF 0x0004 923212420Sken#define SK_LINKLED_LINKSYNC_ON 0x0008 924212420Sken#define SK_LINKLED_BLINK_OFF 0x0010 925212420Sken#define SK_LINKLED_BLINK_ON 0x0020 926212420Sken 927212420Sken/* Block 26 -- TX MAC FIFO 1 regisrers */ 928253460Sscottl#define SK_TXF1_END 0x0D00 929212420Sken#define SK_TXF1_WPTR 0x0D04 930212420Sken#define SK_TXF1_RPTR 0x0D0C 931212420Sken#define SK_TXF1_PKTCNT 0x0D10 932212420Sken#define SK_TXF1_LVL 0x0D14 933212420Sken#define SK_TXF1_MACCTL 0x0D18 934212420Sken#define SK_TXF1_CTL 0x0D1C 935212420Sken#define SK_TXLED1_CNTINIT 0x0D20 936212420Sken#define SK_TXLED1_COUNTER 0x0D24 937212420Sken#define SK_TXLED1_CTL 0x0D28 938212420Sken#define SK_TXLED1_TST 0x0D29 939212420Sken 940212420Sken/* Receive MAC FIFO 1 (Yukon Only) */ 941212420Sken#define SK_TXMF1_END 0x0D40 942212420Sken#define SK_TXMF1_THRESHOLD 0x0D44 943212420Sken#define SK_TXMF1_CTRL_TEST 0x0D48 944212420Sken#define SK_TXMF1_WRITE_PTR 0x0D60 945212420Sken#define SK_TXMF1_WRITE_SHADOW 0x0D64 946212420Sken#define SK_TXMF1_WRITE_LEVEL 0x0D68 947212420Sken#define SK_TXMF1_READ_PTR 0x0D70 948212420Sken#define SK_TXMF1_RESTART_PTR 0x0D74 949212420Sken#define SK_TXMF1_READ_LEVEL 0x0D78 950212420Sken 951212420Sken#define SK_TFCTL_WR_PTR_TST_ON 0x00004000 /* Write pointer test on*/ 952212420Sken#define SK_TFCTL_WR_PTR_TST_OFF 0x00002000 /* Write pointer test off */ 953212420Sken#define SK_TFCTL_WR_PTR_STEP 0x00001000 /* Write pointer increment */ 954212420Sken#define SK_TFCTL_RD_PTR_TST_ON 0x00000400 /* Read pointer test on */ 955212420Sken#define SK_TFCTL_RD_PTR_TST_OFF 0x00000200 /* Read pointer test off */ 956212420Sken#define SK_TFCTL_RD_PTR_STEP 0x00000100 /* Read pointer increment */ 957212420Sken#define SK_TFCTL_TX_FIFO_UNDER 0x00000040 /* Clear IRQ TX FIFO Under */ 958212420Sken#define SK_TFCTL_FRAME_TX_DONE 0x00000020 /* Clear IRQ Frame TX Done */ 959212420Sken#define SK_TFCTL_IRQ_PARITY_ER 0x00000010 /* Clear IRQ Parity Error */ 960212420Sken#define SK_TFCTL_OPERATION_ON 0x00000008 /* Operational mode on */ 961212420Sken#define SK_TFCTL_OPERATION_OFF 0x00000004 /* Operational mode off */ 962212420Sken#define SK_TFCTL_RESET_CLEAR 0x00000002 /* MAC FIFO Reset Clear */ 963212420Sken#define SK_TFCTL_RESET_SET 0x00000001 /* MAC FIFO Reset Set */ 964212420Sken 965212420Sken/* Block 27 -- TX MAC FIFO 2 regisrers */ 966212420Sken#define SK_TXF2_END 0x0D80 967212420Sken#define SK_TXF2_WPTR 0x0D84 968212420Sken#define SK_TXF2_RPTR 0x0D8C 969212420Sken#define SK_TXF2_PKTCNT 0x0D90 970230592Sken#define SK_TXF2_LVL 0x0D94 971212420Sken#define SK_TXF2_MACCTL 0x0D98 972212420Sken#define SK_TXF2_CTL 0x0D9C 973237683Sken#define SK_TXLED2_CNTINIT 0x0DA0 974253460Sscottl#define SK_TXLED2_COUNTER 0x0DA4 975253460Sscottl#define SK_TXLED2_CTL 0x0DA8 976230592Sken#define SK_TXLED2_TST 0x0DA9 977212420Sken 978231240Sken#define SK_TXMACCTL_XMAC_RESET 0x00000001 979218812Sken#define SK_TXMACCTL_XMAC_UNRESET 0x00000002 980218812Sken#define SK_TXMACCTL_LOOP_OFF 0x00000004 981230592Sken#define SK_TXMACCTL_LOOP_ON 0x00000008 982230592Sken#define SK_TXMACCTL_FLUSH_OFF 0x00000010 983237683Sken#define SK_TXMACCTL_FLUSH_ON 0x00000020 984237683Sken#define SK_TXMACCTL_WAITEMPTY_OFF 0x00000040 985237683Sken#define SK_TXMACCTL_WAITEMPTY_ON 0x00000080 986237683Sken#define SK_TXMACCTL_AFULL_OFF 0x00000100 987212420Sken#define SK_TXMACCTL_AFULL_ON 0x00000200 988237683Sken#define SK_TXMACCTL_TXRDY_PATCH_OFF 0x00000400 989212420Sken#define SK_TXMACCTL_RXRDY_PATCH_ON 0x00000800 990237683Sken#define SK_TXMACCTL_PKT_RECOVERY_OFF 0x00001000 991212420Sken#define SK_TXMACCTL_PKT_RECOVERY_ON 0x00002000 992212420Sken#define SK_TXMACCTL_CLR_IRQ_PERR 0x00008000 993212420Sken#define SK_TXMACCTL_WAITAFTERFLUSH 0x00010000 994212420Sken 995212420Sken#define SK_TXLEDCTL_ENABLE 0x0001 996212420Sken#define SK_TXLEDCTL_COUNTER_STOP 0x0002 997212420Sken#define SK_TXLEDCTL_COUNTER_START 0x0004 998212420Sken 999212420Sken#define SK_FIFO_RESET 0x00000001 1000212420Sken#define SK_FIFO_UNRESET 0x00000002 1001212420Sken#define SK_FIFO_OFF 0x00000004 1002212420Sken#define SK_FIFO_ON 0x00000008 1003253460Sscottl 1004212420Sken/* Block 28 -- Descriptor Poll Timer */ 1005212420Sken#define SK_DPT_INIT 0x0e00 /* Initial value 24 bits */ 1006212420Sken#define SK_DPT_TIMER 0x0e04 /* Mul of 78.12MHz clk (24b) */ 1007212420Sken 1008212420Sken#define SK_DPT_TIMER_CTRL 0x0e08 /* Timer Control 16 bits */ 1009212420Sken#define SK_DPT_TCTL_STOP 0x0001 /* Stop Timer */ 1010212420Sken#define SK_DPT_TCTL_START 0x0002 /* Start Timer */ 1011212420Sken 1012212420Sken#define SK_DPT_TIMER_TEST 0x0e0a /* Timer Test 16 bits */ 1013212420Sken#define SK_DPT_TTEST_STEP 0x0001 /* Timer Decrement */ 1014212420Sken#define SK_DPT_TTEST_OFF 0x0002 /* Test Mode Off */ 1015212420Sken#define SK_DPT_TTEST_ON 0x0004 /* Test Mode On */ 1016212420Sken 1017212420Sken/* Block 29 -- reserved */ 1018212420Sken 1019212420Sken/* Block 30 -- GMAC/GPHY Control Registers (Yukon Only)*/ 1020212420Sken#define SK_GMAC_CTRL 0x0f00 /* GMAC Control Register */ 1021212420Sken#define SK_GPHY_CTRL 0x0f04 /* GPHY Control Register */ 1022253550Sken#define SK_GMAC_ISR 0x0f08 /* GMAC Interrupt Source Register */ 1023253550Sken#define SK_GMAC_IMR 0x0f08 /* GMAC Interrupt Mask Register */ 1024212420Sken#define SK_LINK_CTRL 0x0f10 /* Link Control Register (LCR) */ 1025253460Sscottl#define SK_WOL_CTRL 0x0f20 /* Wake on LAN Control Register */ 1026212420Sken#define SK_MAC_ADDR_LOW 0x0f24 /* Mack Address Registers LOW */ 1027212420Sken#define SK_MAC_ADDR_HIGH 0x0f28 /* Mack Address Registers HIGH */ 1028212420Sken#define SK_PAT_READ_PTR 0x0f2c /* Pattern Read Pointer Register */ 1029212420Sken#define SK_PAT_LEN_REG0 0x0f30 /* Pattern Length Register 0 */ 1030212420Sken#define SK_PAT_LEN0 0x0f30 /* Pattern Length 0 */ 1031212420Sken#define SK_PAT_LEN1 0x0f31 /* Pattern Length 1 */ 1032212420Sken#define SK_PAT_LEN2 0x0f32 /* Pattern Length 2 */ 1033212420Sken#define SK_PAT_LEN3 0x0f33 /* Pattern Length 3 */ 1034212420Sken#define SK_PAT_LEN_REG1 0x0f34 /* Pattern Length Register 1 */ 1035212420Sken#define SK_PAT_LEN4 0x0f34 /* Pattern Length 4 */ 1036212420Sken#define SK_PAT_LEN5 0x0f35 /* Pattern Length 5 */ 1037212420Sken#define SK_PAT_LEN6 0x0f36 /* Pattern Length 6 */ 1038212420Sken#define SK_PAT_LEN7 0x0f37 /* Pattern Length 7 */ 1039237683Sken#define SK_PAT_CTR_REG0 0x0f38 /* Pattern Counter Register 0 */ 1040237683Sken#define SK_PAT_CTR0 0x0f38 /* Pattern Counter 0 */ 1041237683Sken#define SK_PAT_CTR1 0x0f39 /* Pattern Counter 1 */ 1042237683Sken#define SK_PAT_CTR2 0x0f3a /* Pattern Counter 2 */ 1043237683Sken#define SK_PAT_CTR3 0x0f3b /* Pattern Counter 3 */ 1044212420Sken#define SK_PAT_CTR_REG1 0x0f3c /* Pattern Counter Register 1 */ 1045212420Sken#define SK_PAT_CTR4 0x0f3c /* Pattern Counter 4 */ 1046212420Sken#define SK_PAT_CTR5 0x0f3d /* Pattern Counter 5 */ 1047237683Sken#define SK_PAT_CTR6 0x0f3e /* Pattern Counter 6 */ 1048212420Sken#define SK_PAT_CTR7 0x0f3f /* Pattern Counter 7 */ 1049237683Sken 1050212420Sken#define SK_GMAC_LOOP_ON 0x00000020 /* Loopback mode for testing */ 1051237683Sken#define SK_GMAC_LOOP_OFF 0x00000010 /* purposes */ 1052253550Sken#define SK_GMAC_PAUSE_ON 0x00000008 /* enable forward of pause */ 1053253550Sken#define SK_GMAC_PAUSE_OFF 0x00000004 /* signal to GMAC */ 1054253550Sken#define SK_GMAC_RESET_CLEAR 0x00000002 /* Clear GMAC Reset */ 1055253550Sken#define SK_GMAC_RESET_SET 0x00000001 /* Set GMAC Reset */ 1056212420Sken 1057212420Sken#define SK_GPHY_SEL_BDT 0x10000000 /* Select Bidirectional xfer */ 1058212420Sken#define SK_GPHY_INT_POL_HI 0x08000000 /* IRQ Polarity Active */ 1059212420Sken#define SK_GPHY_75_OHM 0x04000000 /* Use 75 Ohm Termination */ 1060212420Sken#define SK_GPHY_DIS_FC 0x02000000 /* Disable Auto Fiber/Copper */ 1061253460Sscottl#define SK_GPHY_DIS_SLEEP 0x01000000 /* Disable Energy Detect */ 1062212420Sken#define SK_GPHY_HWCFG_M_3 0x00800000 /* HWCFG_MODE[3] */ 1063212420Sken#define SK_GPHY_HWCFG_M_2 0x00400000 /* HWCFG_MODE[2] */ 1064212420Sken#define SK_GPHY_HWCFG_M_1 0x00200000 /* HWCFG_MODE[1] */ 1065212420Sken#define SK_GPHY_HWCFG_M_0 0x00100000 /* HWCFG_MODE[0] */ 1066212420Sken#define SK_GPHY_ANEG_0 0x00080000 /* ANEG[0] */ 1067212420Sken#define SK_GPHY_ENA_XC 0x00040000 /* Enable MDI Crossover */ 1068212420Sken#define SK_GPHY_DIS_125 0x00020000 /* Disable 125MHz Clock */ 1069212420Sken#define SK_GPHY_ANEG_3 0x00010000 /* ANEG[3] */ 1070212420Sken#define SK_GPHY_ANEG_2 0x00008000 /* ANEG[2] */ 1071212420Sken#define SK_GPHY_ANEG_1 0x00004000 /* ANEG[1] */ 1072212420Sken#define SK_GPHY_ENA_PAUSE 0x00002000 /* Enable Pause */ 1073212420Sken#define SK_GPHY_PHYADDR_4 0x00001000 /* Bit 4 of Phy Addr */ 1074212420Sken#define SK_GPHY_PHYADDR_3 0x00000800 /* Bit 3 of Phy Addr */ 1075212420Sken#define SK_GPHY_PHYADDR_2 0x00000400 /* Bit 2 of Phy Addr */ 1076212420Sken#define SK_GPHY_PHYADDR_1 0x00000200 /* Bit 1 of Phy Addr */ 1077212420Sken#define SK_GPHY_PHYADDR_0 0x00000100 /* Bit 0 of Phy Addr */ 1078212420Sken#define SK_GPHY_RESET_CLEAR 0x00000002 /* Clear GPHY Reset */ 1079212420Sken#define SK_GPHY_RESET_SET 0x00000001 /* Set GPHY Reset */ 1080212420Sken 1081212420Sken#define SK_GPHY_COPPER (SK_GPHY_HWCFG_M_0 | SK_GPHY_HWCFG_M_1 | \ 1082212420Sken SK_GPHY_HWCFG_M_2 | SK_GPHY_HWCFG_M_3 ) 1083212420Sken#define SK_GPHY_FIBER (SK_GPHY_HWCFG_M_0 | SK_GPHY_HWCFG_M_1 | \ 1084212420Sken SK_GPHY_HWCFG_M_2 ) 1085212420Sken#define SK_GPHY_ANEG_ALL (SK_GPHY_ANEG_0 | SK_GPHY_ANEG_1 | \ 1086212420Sken SK_GPHY_ANEG_2 | SK_GPHY_ANEG_3 ) 1087212420Sken 1088212420Sken#define SK_GMAC_INT_TX_OFLOW 0x20 /* Transmit Counter Overflow */ 1089212420Sken#define SK_GMAC_INT_RX_OFLOW 0x10 /* Receiver Overflow */ 1090212420Sken#define SK_GMAC_INT_TX_UNDER 0x08 /* Transmit FIFO Underrun */ 1091212420Sken#define SK_GMAC_INT_TX_DONE 0x04 /* Transmit Complete */ 1092298433Spfg#define SK_GMAC_INT_RX_OVER 0x02 /* Receive FIFO Overrun */ 1093298433Spfg#define SK_GMAC_INT_RX_DONE 0x01 /* Receive Complete */ 1094212420Sken 1095212420Sken#define SK_LINK_RESET_CLEAR 0x0002 /* Link Reset Clear */ 1096212420Sken#define SK_LINK_RESET_SET 0x0001 /* Link Reset Set */ 1097212420Sken 1098212420Sken/* Block 31 -- reserved */ 1099212420Sken 1100212420Sken/* Block 32-33 -- Pattern Ram */ 1101212420Sken#define SK_WOL_PRAM 0x1000 1102212420Sken 1103212420Sken/* Block 0x22 - 0x3f -- reserved */ 1104212420Sken 1105212420Sken/* Block 0x40 to 0x4F -- XMAC 1 registers */ 1106212420Sken#define SK_XMAC1_BASE 0x2000 1107212420Sken 1108212420Sken/* Block 0x50 to 0x5F -- MARV 1 registers */ 1109212420Sken#define SK_MARV1_BASE 0x2800 1110212420Sken 1111212420Sken/* Block 0x60 to 0x6F -- XMAC 2 registers */ 1112212420Sken#define SK_XMAC2_BASE 0x3000 1113212420Sken 1114212420Sken/* Block 0x70 to 0x7F -- MARV 2 registers */ 1115212420Sken#define SK_MARV2_BASE 0x3800 1116212420Sken 1117212420Sken/* Compute relative offset of an XMAC register in the XMAC window(s). */ 1118212420Sken#define SK_XMAC_REG(sc, reg) (((reg) * 2) + SK_XMAC1_BASE + \ 1119212420Sken (((sc)->sk_port) * (SK_XMAC2_BASE - SK_XMAC1_BASE))) 1120212420Sken 1121212420Sken#if 0 1122212420Sken#define SK_XM_READ_4(sc, reg) \ 1123212420Sken ((sk_win_read_2(sc->sk_softc, \ 1124212420Sken SK_XMAC_REG(sc, reg)) & 0xFFFF) | \ 1125212420Sken ((sk_win_read_2(sc->sk_softc, \ 1126212420Sken SK_XMAC_REG(sc, reg + 2)) & 0xFFFF) << 16)) 1127212420Sken 1128212420Sken#define SK_XM_WRITE_4(sc, reg, val) \ 1129212420Sken sk_win_write_2(sc->sk_softc, SK_XMAC_REG(sc, reg), \ 1130212420Sken ((val) & 0xFFFF)); \ 1131212420Sken sk_win_write_2(sc->sk_softc, SK_XMAC_REG(sc, reg + 2), \ 1132216363Sken ((val) >> 16) & 0xFFFF) 1133212420Sken#else 1134216363Sken#define SK_XM_READ_4(sc, reg) \ 1135216363Sken sk_win_read_4(sc->sk_softc, SK_XMAC_REG(sc, reg)) 1136216363Sken 1137216363Sken#define SK_XM_WRITE_4(sc, reg, val) \ 1138216363Sken sk_win_write_4(sc->sk_softc, SK_XMAC_REG(sc, reg), (val)) 1139216363Sken#endif 1140216363Sken 1141216363Sken#define SK_XM_READ_2(sc, reg) \ 1142212420Sken sk_win_read_2(sc->sk_softc, SK_XMAC_REG(sc, reg)) 1143212420Sken 1144212420Sken#define SK_XM_WRITE_2(sc, reg, val) \ 1145212420Sken sk_win_write_2(sc->sk_softc, SK_XMAC_REG(sc, reg), val) 1146212420Sken 1147212420Sken#define SK_XM_SETBIT_4(sc, reg, x) \ 1148212420Sken SK_XM_WRITE_4(sc, reg, (SK_XM_READ_4(sc, reg)) | (x)) 1149212420Sken 1150212420Sken#define SK_XM_CLRBIT_4(sc, reg, x) \ 1151212420Sken SK_XM_WRITE_4(sc, reg, (SK_XM_READ_4(sc, reg)) & ~(x)) 1152212420Sken 1153212420Sken#define SK_XM_SETBIT_2(sc, reg, x) \ 1154212420Sken SK_XM_WRITE_2(sc, reg, (SK_XM_READ_2(sc, reg)) | (x)) 1155212420Sken 1156212420Sken#define SK_XM_CLRBIT_2(sc, reg, x) \ 1157212420Sken SK_XM_WRITE_2(sc, reg, (SK_XM_READ_2(sc, reg)) & ~(x)) 1158212420Sken 1159212420Sken/* Compute relative offset of an MARV register in the MARV window(s). */ 1160212420Sken#define SK_YU_REG(sc, reg) \ 1161212420Sken ((reg) + SK_MARV1_BASE + \ 1162212420Sken (((sc)->sk_port) * (SK_MARV2_BASE - SK_MARV1_BASE))) 1163212420Sken 1164212420Sken#define SK_YU_READ_4(sc, reg) \ 1165212420Sken sk_win_read_4((sc)->sk_softc, SK_YU_REG((sc), (reg))) 1166212420Sken 1167212420Sken#define SK_YU_READ_2(sc, reg) \ 1168212420Sken sk_win_read_2((sc)->sk_softc, SK_YU_REG((sc), (reg))) 1169212420Sken 1170212420Sken#define SK_YU_WRITE_4(sc, reg, val) \ 1171212420Sken sk_win_write_4((sc)->sk_softc, SK_YU_REG((sc), (reg)), (val)) 1172212420Sken 1173212420Sken#define SK_YU_WRITE_2(sc, reg, val) \ 1174212420Sken sk_win_write_2((sc)->sk_softc, SK_YU_REG((sc), (reg)), (val)) 1175212420Sken 1176212420Sken#define SK_YU_SETBIT_4(sc, reg, x) \ 1177212420Sken SK_YU_WRITE_4(sc, reg, (SK_YU_READ_4(sc, reg)) | (x)) 1178212420Sken 1179212420Sken#define SK_YU_CLRBIT_4(sc, reg, x) \ 1180212420Sken SK_YU_WRITE_4(sc, reg, (SK_YU_READ_4(sc, reg)) & ~(x)) 1181212420Sken 1182212420Sken#define SK_YU_SETBIT_2(sc, reg, x) \ 1183212420Sken SK_YU_WRITE_2(sc, reg, (SK_YU_READ_2(sc, reg)) | (x)) 1184212420Sken 1185212420Sken#define SK_YU_CLRBIT_2(sc, reg, x) \ 1186212420Sken SK_YU_WRITE_2(sc, reg, (SK_YU_READ_2(sc, reg)) & ~(x)) 1187212420Sken 1188212420Sken/* 1189212420Sken * The default FIFO threshold on the XMAC II is 4 bytes. On 1190212420Sken * dual port NICs, this often leads to transmit underruns, so we 1191212420Sken * bump the threshold a little. 1192212420Sken */ 1193212420Sken#define SK_XM_TX_FIFOTHRESH 512 1194212420Sken 1195212420Sken#define SK_PCI_VENDOR_ID 0x0000 1196212420Sken#define SK_PCI_DEVICE_ID 0x0002 1197212420Sken#define SK_PCI_COMMAND 0x0004 1198212420Sken#define SK_PCI_STATUS 0x0006 1199230592Sken#define SK_PCI_REVID 0x0008 1200212420Sken#define SK_PCI_CLASSCODE 0x0009 1201212420Sken#define SK_PCI_CACHELEN 0x000C 1202212420Sken#define SK_PCI_LATENCY_TIMER 0x000D 1203212420Sken#define SK_PCI_HEADER_TYPE 0x000E 1204212420Sken#define SK_PCI_LOMEM 0x0010 1205212420Sken#define SK_PCI_LOIO 0x0014 1206212420Sken#define SK_PCI_SUBVEN_ID 0x002C 1207212420Sken#define SK_PCI_SYBSYS_ID 0x002E 1208212420Sken#define SK_PCI_BIOSROM 0x0030 1209212420Sken#define SK_PCI_INTLINE 0x003C 1210212420Sken#define SK_PCI_INTPIN 0x003D 1211212420Sken#define SK_PCI_MINGNT 0x003E 1212212420Sken#define SK_PCI_MINLAT 0x003F 1213212420Sken 1214212420Sken/* device specific PCI registers */ 1215212420Sken#define SK_PCI_OURREG1 0x0040 1216212420Sken#define SK_PCI_OURREG2 0x0044 1217212420Sken#define SK_PCI_CAPID 0x0048 /* 8 bits */ 1218212420Sken#define SK_PCI_NEXTPTR 0x0049 /* 8 bits */ 1219212420Sken#define SK_PCI_PWRMGMTCAP 0x004A /* 16 bits */ 1220212420Sken#define SK_PCI_PWRMGMTCTRL 0x004C /* 16 bits */ 1221212420Sken#define SK_PCI_PME_EVENT 0x004F 1222212420Sken#define SK_PCI_VPD_CAPID 0x0050 1223212420Sken#define SK_PCI_VPD_NEXTPTR 0x0051 1224212420Sken#define SK_PCI_VPD_ADDR 0x0052 1225212420Sken#define SK_PCI_VPD_DATA 0x0054 1226212420Sken 1227212420Sken#define SK_PSTATE_MASK 0x0003 1228212420Sken#define SK_PSTATE_D0 0x0000 1229212420Sken#define SK_PSTATE_D1 0x0001 1230212420Sken#define SK_PSTATE_D2 0x0002 1231212420Sken#define SK_PSTATE_D3 0x0003 1232212420Sken#define SK_PME_EN 0x0010 1233212420Sken#define SK_PME_STATUS 0x8000 1234212420Sken 1235212420Sken/* 1236212420Sken * VPD flag bit. Set to 0 to initiate a read, will become 1 when 1237212420Sken * read is complete. Set to 1 to initiate a write, will become 0 1238212420Sken * when write is finished. 1239212420Sken */ 1240212420Sken#define SK_VPD_FLAG 0x8000 1241212420Sken 1242212420Sken/* VPD structures */ 1243212420Skenstruct vpd_res { 1244212420Sken u_int8_t vr_id; 1245212420Sken u_int8_t vr_len; 1246212420Sken u_int8_t vr_pad; 1247230592Sken}; 1248230592Sken 1249237683Skenstruct vpd_key { 1250237683Sken char vk_key[2]; 1251237683Sken u_int8_t vk_len; 1252237683Sken}; 1253237683Sken 1254237683Sken#define VPD_RES_ID 0x82 /* ID string */ 1255230592Sken#define VPD_RES_READ 0x90 /* start of read only area */ 1256212420Sken#define VPD_RES_WRITE 0x81 /* start of read/write area */ 1257212420Sken#define VPD_RES_END 0x78 /* end tag */ 1258212420Sken 1259212420Sken#define CSR_WRITE_4(sc, reg, val) \ 1260212420Sken bus_space_write_4((sc)->sk_btag, (sc)->sk_bhandle, (reg), (val)) 1261212420Sken#define CSR_WRITE_2(sc, reg, val) \ 1262218812Sken bus_space_write_2((sc)->sk_btag, (sc)->sk_bhandle, (reg), (val)) 1263212420Sken#define CSR_WRITE_1(sc, reg, val) \ 1264212420Sken bus_space_write_1((sc)->sk_btag, (sc)->sk_bhandle, (reg), (val)) 1265212420Sken 1266212420Sken#define CSR_READ_4(sc, reg) \ 1267212420Sken bus_space_read_4((sc)->sk_btag, (sc)->sk_bhandle, (reg)) 1268212420Sken#define CSR_READ_2(sc, reg) \ 1269212420Sken bus_space_read_2((sc)->sk_btag, (sc)->sk_bhandle, (reg)) 1270212420Sken#define CSR_READ_1(sc, reg) \ 1271212420Sken bus_space_read_1((sc)->sk_btag, (sc)->sk_bhandle, (reg)) 1272212420Sken 1273212420Skenstruct sk_type { 1274238974Smav u_int16_t sk_vid; 1275212420Sken u_int16_t sk_did; 1276212420Sken char *sk_name; 1277212420Sken}; 1278212420Sken 1279230592Sken/* RX queue descriptor data structure */ 1280212420Skenstruct sk_rx_desc { 1281212420Sken u_int32_t sk_ctl; 1282212420Sken u_int32_t sk_next; 1283212420Sken u_int32_t sk_data_lo; 1284212420Sken u_int32_t sk_data_hi; 1285212420Sken u_int32_t sk_xmac_rxstat; 1286212420Sken u_int32_t sk_timestamp; 1287212420Sken u_int16_t sk_csum2; 1288212420Sken u_int16_t sk_csum1; 1289237683Sken u_int16_t sk_csum2_start; 1290237683Sken u_int16_t sk_csum1_start; 1291237683Sken}; 1292237683Sken 1293237683Sken#define SK_OPCODE_DEFAULT 0x00550000 1294212420Sken#define SK_OPCODE_CSUM 0x00560000 1295212420Sken 1296212420Sken#define SK_RXCTL_LEN 0x0000FFFF 1297212420Sken#define SK_RXCTL_OPCODE 0x00FF0000 1298212420Sken#define SK_RXCTL_TSTAMP_VALID 0x01000000 1299212420Sken#define SK_RXCTL_STATUS_VALID 0x02000000 1300212420Sken#define SK_RXCTL_DEV0 0x04000000 1301212420Sken#define SK_RXCTL_EOF_INTR 0x08000000 1302212420Sken#define SK_RXCTL_EOB_INTR 0x10000000 1303212420Sken#define SK_RXCTL_LASTFRAG 0x20000000 1304212420Sken#define SK_RXCTL_FIRSTFRAG 0x40000000 1305230592Sken#define SK_RXCTL_OWN 0x80000000 1306212420Sken 1307212420Sken#define SK_RXSTAT \ 1308212420Sken (SK_OPCODE_DEFAULT|SK_RXCTL_EOF_INTR|SK_RXCTL_LASTFRAG| \ 1309329189Smav SK_RXCTL_FIRSTFRAG|SK_RXCTL_OWN) 1310230592Sken 1311230592Skenstruct sk_tx_desc { 1312230592Sken u_int32_t sk_ctl; 1313212420Sken u_int32_t sk_next; 1314230592Sken u_int32_t sk_data_lo; 1315212420Sken u_int32_t sk_data_hi; 1316212420Sken u_int32_t sk_xmac_txstat; 1317212420Sken u_int16_t sk_rsvd0; 1318212420Sken u_int16_t sk_csum_startval; 1319212420Sken u_int16_t sk_csum_startpos; 1320212420Sken u_int16_t sk_csum_writepos; 1321212420Sken u_int32_t sk_rsvd1; 1322212420Sken}; 1323212420Sken 1324212420Sken#define SK_TXCTL_LEN 0x0000FFFF 1325212420Sken#define SK_TXCTL_OPCODE 0x00FF0000 1326212420Sken#define SK_TXCTL_SW 0x01000000 1327212420Sken#define SK_TXCTL_NOCRC 0x02000000 1328212420Sken#define SK_TXCTL_STORENFWD 0x04000000 1329212420Sken#define SK_TXCTL_EOF_INTR 0x08000000 1330216363Sken#define SK_TXCTL_EOB_INTR 0x10000000 1331216363Sken#define SK_TXCTL_LASTFRAG 0x20000000 1332216363Sken#define SK_TXCTL_FIRSTFRAG 0x40000000 1333216363Sken#define SK_TXCTL_OWN 0x80000000 1334216363Sken 1335212420Sken#define SK_TXSTAT \ 1336212420Sken (SK_OPCODE_DEFAULT|SK_TXCTL_EOF_INTR|SK_TXCTL_LASTFRAG|SK_TXCTL_OWN) 1337212420Sken 1338216363Sken#define SK_RXBYTES(x) (x) & 0x0000FFFF; 1339216363Sken#define SK_TXBYTES SK_RXBYTES 1340216363Sken 1341216363Sken#define SK_TX_RING_CNT 512 1342216363Sken#define SK_RX_RING_CNT 256 1343212420Sken 1344212420Sken/* 1345212420Sken * Jumbo buffer stuff. Note that we must allocate more jumbo 1346212420Sken * buffers than there are descriptors in the receive ring. This 1347212420Sken * is because we don't know how long it will take for a packet 1348230592Sken * to be released after we hand it off to the upper protocol 1349230592Sken * layers. To be safe, we allocate 1.5 times the number of 1350230592Sken * receive descriptors. 1351230592Sken */ 1352322658Sken#define SK_JUMBO_FRAMELEN 9018 1353230592Sken#define SK_JUMBO_MTU (SK_JUMBO_FRAMELEN-ETHER_HDR_LEN-ETHER_CRC_LEN) 1354212420Sken#define SK_JSLOTS 384 1355230592Sken 1356212420Sken#define SK_JRAWLEN (SK_JUMBO_FRAMELEN + ETHER_ALIGN) 1357230592Sken#define SK_JLEN (SK_JRAWLEN + (sizeof(u_int64_t) - \ 1358253460Sscottl (SK_JRAWLEN % sizeof(u_int64_t)))) 1359230592Sken#define SK_JPAGESZ PAGE_SIZE 1360230592Sken#define SK_RESID (SK_JPAGESZ - (SK_JLEN * SK_JSLOTS) % SK_JPAGESZ) 1361230592Sken#define SK_JMEM ((SK_JLEN * SK_JSLOTS) + SK_RESID) 1362303029Sslm 1363279253Sslmstruct sk_jpool_entry { 1364279253Sslm int slot; 1365319435Sslm SLIST_ENTRY(sk_jpool_entry) jpool_entries; 1366230592Sken}; 1367212420Sken 1368230592Skenstruct sk_chain { 1369212420Sken void *sk_desc; 1370230592Sken struct mbuf *sk_mbuf; 1371230592Sken struct sk_chain *sk_next; 1372230592Sken}; 1373230592Sken 1374303029Sslmstruct sk_chain_data { 1375279253Sslm struct sk_chain sk_tx_chain[SK_TX_RING_CNT]; 1376279253Sslm struct sk_chain sk_rx_chain[SK_RX_RING_CNT]; 1377319435Sslm int sk_tx_prod; 1378230592Sken int sk_tx_cons; 1379230592Sken int sk_tx_cnt; 1380230592Sken int sk_rx_prod; 1381212420Sken int sk_rx_cons; 1382212420Sken int sk_rx_cnt; 1383230592Sken /* Stick the jumbo mem management stuff here too. */ 1384230592Sken caddr_t sk_jslots[SK_JSLOTS]; 1385213535Sken void *sk_jumbo_buf; 1386230592Sken 1387212420Sken}; 1388230592Sken 1389230592Skenstruct sk_ring_data { 1390230592Sken struct sk_tx_desc sk_tx_ring[SK_TX_RING_CNT]; 1391212420Sken struct sk_rx_desc sk_rx_ring[SK_RX_RING_CNT]; 1392230592Sken}; 1393230592Sken 1394230592Skenstruct sk_bcom_hack { 1395254116Sscottl int reg; 1396303029Sslm int val; 1397303029Sslm}; 1398303029Sslm 1399303029Sslm#define SK_INC(x, y) (x) = (x + 1) % y 1400254116Sscottl 1401254116Sscottl/* Forward decl. */ 1402254116Sscottlstruct sk_if_softc; 1403254116Sscottl 1404279253Sslm/* Softc for the GEnesis controller. */ 1405279253Sslmstruct sk_softc { 1406279253Sslm bus_space_handle_t sk_bhandle; /* bus space handle */ 1407279253Sslm bus_space_tag_t sk_btag; /* bus space tag */ 1408279253Sslm void *sk_intrhand; /* irq handler handle */ 1409279253Sslm struct resource *sk_irq; /* IRQ resource handle */ 1410279253Sslm struct resource *sk_res; /* I/O or shared mem handle */ 1411279253Sslm u_int8_t sk_unit; /* controller number */ 1412319435Sslm u_int8_t sk_type; 1413319435Sslm char *sk_vpd_prodname; 1414319435Sslm char *sk_vpd_readonly; 1415319435Sslm u_int32_t sk_rboff; /* RAMbuffer offset */ 1416230592Sken u_int32_t sk_ramsize; /* amount of RAM on NIC */ 1417212420Sken u_int32_t sk_pmd; /* physical media type */ 1418230592Sken u_int32_t sk_intrmask; 1419230592Sken struct sk_if_softc *sk_if[2]; 1420230592Sken device_t sk_devs[2]; 1421230592Sken struct mtx sk_mtx; 1422230592Sken}; 1423230592Sken 1424230592Sken#define SK_LOCK(_sc) mtx_lock(&(_sc)->sk_mtx) 1425212420Sken#define SK_UNLOCK(_sc) mtx_unlock(&(_sc)->sk_mtx) 1426212420Sken#define SK_IF_LOCK(_sc) mtx_lock(&(_sc)->sk_softc->sk_mtx) 1427212420Sken#define SK_IF_UNLOCK(_sc) mtx_unlock(&(_sc)->sk_softc->sk_mtx) 1428212420Sken 1429212420Sken/* Softc for each logical interface */ 1430212420Skenstruct sk_if_softc { 1431212420Sken struct arpcom arpcom; /* interface info */ 1432212420Sken device_t sk_miibus; 1433230592Sken u_int8_t sk_unit; /* interface number */ 1434230592Sken u_int8_t sk_port; /* port # on controller */ 1435230592Sken u_int8_t sk_xmac_rev; /* XMAC chip rev (B2 or C1) */ 1436212420Sken u_int32_t sk_rx_ramstart; 1437230592Sken u_int32_t sk_rx_ramend; 1438230592Sken u_int32_t sk_tx_ramstart; 1439230592Sken u_int32_t sk_tx_ramend; 1440230592Sken int sk_phytype; 1441230592Sken int sk_phyaddr; 1442230592Sken device_t sk_dev; 1443230592Sken int sk_cnt; 1444230592Sken int sk_link; 1445230592Sken struct callout_handle sk_tick_ch; 1446230592Sken struct sk_chain_data sk_cdata; 1447230592Sken struct sk_ring_data *sk_rdata; 1448230592Sken struct sk_softc *sk_softc; /* parent controller */ 1449212420Sken int sk_tx_bmu; /* TX BMU register */ 1450212420Sken int sk_if_flags; 1451212420Sken SLIST_HEAD(__sk_jfreehead, sk_jpool_entry) sk_jfree_listhead; 1452230592Sken SLIST_HEAD(__sk_jinusehead, sk_jpool_entry) sk_jinuse_listhead; 1453230592Sken}; 1454230592Sken 1455213535Sken#define SK_MAXUNIT 256 1456230592Sken#define SK_TIMEOUT 1000 1457230592Sken#define ETHER_ALIGN 2 1458230592Sken 1459230592Sken#ifdef __alpha__ 1460230592Sken#undef vtophys 1461273377Shselasky#define vtophys(va) alpha_XXX_dmamap((vm_offset_t)va) 1462230592Sken#endif 1463230592Sken