if_rtreg.h revision 331722
1303628Ssbruno/*- 2286441Srpaulo * Copyright (c) 2009, Aleksandr Rybalko 3286441Srpaulo * All rights reserved. 4286441Srpaulo * 5286441Srpaulo * Redistribution and use in source and binary forms, with or without 6286441Srpaulo * modification, are permitted provided that the following conditions 7286441Srpaulo * are met: 8286441Srpaulo * 1. Redistributions of source code must retain the above copyright 9286441Srpaulo * notice unmodified, this list of conditions, and the following 10286441Srpaulo * disclaimer. 11286441Srpaulo * 2. Redistributions in binary form must reproduce the above copyright 12286441Srpaulo * notice, this list of conditions and the following disclaimer in the 13286441Srpaulo * documentation and/or other materials provided with the distribution. 14286441Srpaulo * 15286441Srpaulo * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 16286441Srpaulo * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 17286441Srpaulo * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 18286441Srpaulo * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 19286441Srpaulo * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 20286441Srpaulo * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 21286441Srpaulo * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 22286441Srpaulo * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 23286441Srpaulo * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 24286441Srpaulo * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 25286441Srpaulo * SUCH DAMAGE. 26286441Srpaulo * 27286441Srpaulo * $FreeBSD: stable/11/sys/dev/rt/if_rtreg.h 331722 2018-03-29 02:50:57Z eadler $ 28286441Srpaulo */ 29286441Srpaulo 30286441Srpaulo#ifndef _IF_RTREG_H_ 31286441Srpaulo#define _IF_RTREG_H_ 32286441Srpaulo 33286441Srpaulo#define RT_READ(sc, reg) \ 34286441Srpaulo bus_space_read_4((sc)->bst, (sc)->bsh, reg) 35286441Srpaulo 36286441Srpaulo#define RT_WRITE(sc, reg, val) \ 37286441Srpaulo bus_space_write_4((sc)->bst, (sc)->bsh, reg, val) 38286441Srpaulo 39286441Srpaulo#define GE_PORT_BASE 0x0000 40286441Srpaulo 41286441Srpaulo#define MDIO_ACCESS 0x00 42286441Srpaulo#define MDIO_CMD_ONGO (1<<31) 43286441Srpaulo#define MDIO_CMD_WR (1<<30) 44286441Srpaulo#define MDIO_PHY_ADDR_MASK 0x1f000000 45286441Srpaulo#define MDIO_PHY_ADDR_SHIFT 24 46286441Srpaulo#define MDIO_PHYREG_ADDR_MASK 0x001f0000 47286441Srpaulo#define MDIO_PHYREG_ADDR_SHIFT 16 48286441Srpaulo#define MDIO_PHY_DATA_MASK 0x0000ffff 49286441Srpaulo#define MDIO_PHY_DATA_SHIFT 0 50286441Srpaulo 51286441Srpaulo#define FE_GLO_CFG 0x08 /*Frame Engine Global Configuration */ 52286441Srpaulo#define EXT_VLAN_TYPE_MASK 0xffff0000 53286441Srpaulo#define EXT_VLAN_TYPE_SHIFT 16 54286441Srpaulo#define EXT_VLAN_TYPE_DFLT 0x81000000 55286441Srpaulo#define US_CYC_CNT_MASK 0x0000ff00 56286441Srpaulo#define US_CYC_CNT_SHIFT 8 57286441Srpaulo#define US_CYC_CNT_DFLT (132<<8) /* sys clocks per 1uS */ 58286441Srpaulo#define L2_SPACE (8<<4) /* L2 space. Unit is 8 bytes */ 59286441Srpaulo 60286441Srpaulo#define FE_RST_GLO 0x0C /*Frame Engine Global Reset*/ 61286441Srpaulo#define FC_DROP_CNT_MASK 0xffff0000 /*Flow cntrl drop count */ 62286441Srpaulo#define FC_DROP_CNT_SHIFT 16 63286441Srpaulo#define PSE_RESET (1<<0) 64286441Srpaulo 65286441Srpaulo/* RT305x interrupt registers */ 66286441Srpaulo#define FE_INT_STATUS 0x10 67286441Srpaulo#define CNT_PPE_AF (1<<31) 68286441Srpaulo#define CNT_GDM_AF (1<<29) 69286441Srpaulo#define PSE_P2_FC (1<<26) 70286441Srpaulo#define GDM_CRC_DROP (1<<25) 71286441Srpaulo#define PSE_BUF_DROP (1<<24) 72286441Srpaulo#define GDM_OTHER_DROP (1<<23) 73286441Srpaulo#define PSE_P1_FC (1<<22) 74286441Srpaulo#define PSE_P0_FC (1<<21) 75286441Srpaulo#define PSE_FQ_EMPTY (1<<20) 76286441Srpaulo#define INT_TX_COHERENT (1<<17) 77286441Srpaulo#define INT_RX_COHERENT (1<<16) 78286441Srpaulo#define INT_TXQ3_DONE (1<<11) 79286441Srpaulo#define INT_TXQ2_DONE (1<<10) 80286441Srpaulo#define INT_TXQ1_DONE (1<<9) 81286441Srpaulo#define INT_TXQ0_DONE (1<<8) 82286441Srpaulo#define INT_RX_DONE (1<<2) 83286441Srpaulo#define TX_DLY_INT (1<<1) /* TXQ[0|1]_DONE with delay */ 84286441Srpaulo#define RX_DLY_INT (1<<0) /* RX_DONE with delay */ 85286441Srpaulo#define FE_INT_ENABLE 0x14 86286441Srpaulo 87286441Srpaulo/* RT5350 interrupt registers */ 88286441Srpaulo#define RT5350_FE_INT_STATUS (RT5350_PDMA_BASE + 0x220) 89286441Srpaulo#define RT5350_INT_RX_COHERENT (1<<31) 90286441Srpaulo#define RT5350_RX_DLY_INT (1<<30) 91286441Srpaulo#define RT5350_INT_TX_COHERENT (1<<29) 92286441Srpaulo#define RT5350_TX_DLY_INT (1<<28) 93286441Srpaulo#define RT5350_INT_RXQ1_DONE (1<<17) 94286441Srpaulo#define RT5350_INT_RXQ0_DONE (1<<16) 95286441Srpaulo#define RT5350_INT_TXQ3_DONE (1<<3) 96286441Srpaulo#define RT5350_INT_TXQ2_DONE (1<<2) 97286441Srpaulo#define RT5350_INT_TXQ1_DONE (1<<1) 98286441Srpaulo#define RT5350_INT_TXQ0_DONE (1<<0) 99286441Srpaulo#define RT5350_FE_INT_ENABLE (RT5350_PDMA_BASE + 0x228) 100286441Srpaulo 101286441Srpaulo#define MDIO_CFG2 0x18 102286441Srpaulo#define FOE_TS_T 0x1c 103286441Srpaulo#define PSE_FQ_PCNT_MASK 0xff000000 104286441Srpaulo#define PSE_FQ_PCNT_SHIFT 24 105286441Srpaulo#define FOE_TS_TIMESTAMP_MASK 0x0000ffff 106286441Srpaulo#define FOE_TS_TIMESTAMP_SHIFT 0 107286441Srpaulo 108300248Savos#define GDMA1_BASE 0x0020 109300248Savos#define GDMA2_BASE 0x0060 110286441Srpaulo#define CDMA_BASE 0x0080 111286441Srpaulo 112286441Srpaulo#define GDMA_FWD_CFG 0x00 /* Only GDMA */ 113286441Srpaulo#define GDM_DROP_256B (1<<23) 114286441Srpaulo#define GDM_ICS_EN (1<<22) 115286441Srpaulo#define GDM_TCS_EN (1<<21) 116286441Srpaulo#define GDM_UCS_EN (1<<20) 117286441Srpaulo#define GDM_DISPAD (1<<18) 118286441Srpaulo#define GDM_DISCRC (1<<17) 119286441Srpaulo#define GDM_STRPCRC (1<<16) 120286441Srpaulo#define GDM_UFRC_P_SHIFT 12 121286441Srpaulo#define GDM_BFRC_P_SHIFT 8 122286441Srpaulo#define GDM_MFRC_P_SHIFT 4 123286441Srpaulo#define GDM_OFRC_P_SHIFT 0 124286441Srpaulo#define GDM_XFRC_P_MASK 0x07 125286441Srpaulo#define GDM_DST_PORT_CPU 0 126286441Srpaulo#define GDM_DST_PORT_GDMA1 1 127286441Srpaulo#define GDM_DST_PORT_GDMA2 2 128286441Srpaulo#define GDM_DST_PORT_PPE 6 129286441Srpaulo#define GDM_DST_PORT_DISCARD 7 130286441Srpaulo 131286441Srpaulo#define CDMA_CSG_CFG 0x00 /* Only CDMA */ 132286441Srpaulo#define INS_VLAN_TAG (0x8100<<16) 133286441Srpaulo#define ICS_GEN_EN (1<<2) 134286441Srpaulo#define TCS_GEN_EN (1<<1) 135286441Srpaulo#define UCS_GEN_EN (1<<0) 136286441Srpaulo 137286441Srpaulo#define GDMA_SCH_CFG 0x04 138286441Srpaulo#define GDM1_SCH_MOD_MASK 0x03000000 139286441Srpaulo#define GDM1_SCH_MOD_SHIFT 24 140286441Srpaulo#define GDM1_SCH_MOD_WRR 0 141286441Srpaulo#define GDM1_SCH_MOD_STRICT 1 142286441Srpaulo#define GDM1_SCH_MOD_MIXED 2 143286441Srpaulo#define GDM1_WT_1 0 144286441Srpaulo#define GDM1_WT_2 1 145286441Srpaulo#define GDM1_WT_4 2 146286441Srpaulo#define GDM1_WT_8 3 147286441Srpaulo#define GDM1_WT_16 4 148286441Srpaulo#define GDM1_WT_Q3_SHIFT 12 149286441Srpaulo#define GDM1_WT_Q2_SHIFT 8 150286441Srpaulo#define GDM1_WT_Q1_SHIFT 4 151286441Srpaulo#define GDM1_WT_Q0_SHIFT 0 152286441Srpaulo 153286475Srpaulo#define GDMA_SHPR_CFG 0x08 154286475Srpaulo#define GDM1_SHPR_EN (1<<24) 155330188Seadler#define GDM1_BK_SIZE_MASK 0x00ff0000 /* Bucket size 1kB units */ 156286475Srpaulo#define GDM1_BK_SIZE_SHIFT 16 157330170Seadler#define GDM1_TK_RATE_MASK 0x00003fff /* Shaper token rate 8B/ms units */ 158286475Srpaulo#define GDM1_TK_RATE_SHIFT 0 159286475Srpaulo 160286475Srpaulo#define GDMA_MAC_ADRL 0x0C 161286475Srpaulo#define GDMA_MAC_ADRH 0x10 162286475Srpaulo 163286475Srpaulo#define PPPOE_SID_0001 0x08 /* 0..15 SID0, 15..31 SID1 */ 164286475Srpaulo#define PPPOE_SID_0203 0x0c 165286475Srpaulo#define PPPOE_SID_0405 0x10 166330210Seadler#define PPPOE_SID_0607 0x14 167286441Srpaulo#define PPPOE_SID_0809 0x18 168286475Srpaulo#define PPPOE_SID_1011 0x1c 169301187Sadrian#define PPPOE_SID_1213 0x20 170330192Seadler#define PPPOE_SID_1415 0x24 171286441Srpaulo#define VLAN_ID_0001 0x28 /* 0..11 VID0, 15..26 VID1 */ 172330208Seadler#define VLAN_ID_0203 0x2c 173330208Seadler#define VLAN_ID_0405 0x30 174330208Seadler#define VLAN_ID_0607 0x34 175286441Srpaulo#define VLAN_ID_0809 0x38 176286441Srpaulo#define VLAN_ID_1011 0x3c 177286441Srpaulo#define VLAN_ID_1213 0x40 178286441Srpaulo#define VLAN_ID_1415 0x44 179298877Savos 180286441Srpaulo#define PSE_BASE 0x0040 181286441Srpaulo#define PSE_FQFC_CFG 0x00 182286441Srpaulo#define FQ_MAX_PCNT_MASK 0xff000000 183298877Savos#define FQ_MAX_PCNT_SHIFT 24 184298877Savos#define FQ_FC_RLS_MASK 0x00ff0000 185298877Savos#define FQ_FC_RLS_SHIFT 16 186303628Ssbruno#define FQ_FC_ASRT_MASK 0x0000ff00 187303628Ssbruno#define FQ_FC_ASRT_SHIFT 8 188303628Ssbruno#define FQ_FC_DROP_MASK 0x000000ff 189303628Ssbruno#define FQ_FC_DROP_SHIFT 0 190303628Ssbruno 191303628Ssbruno#define CDMA_FC_CFG 0x04 192303628Ssbruno#define GDMA1_FC_CFG 0x08 193303628Ssbruno#define GDMA2_FC_CFG 0x0C 194303628Ssbruno#define P_SHARING (1<<28) 195303628Ssbruno#define P_HQ_DEF_MASK 0x0f000000 196303628Ssbruno#define P_HQ_DEF_SHIFT 24 197303628Ssbruno#define P_HQ_RESV_MASK 0x00ff0000 198303628Ssbruno#define P_HQ_RESV_SHIFT 16 199303628Ssbruno#define P_LQ_RESV_MASK 0x0000ff00 200286441Srpaulo#define P_LQ_RESV_SHIFT 8 201286441Srpaulo#define P_IQ_ASRT_MASK 0x000000ff 202286441Srpaulo#define P_IQ_ASRT_SHIFT 0 203286441Srpaulo 204286441Srpaulo#define CDMA_OQ_STA 0x10 205286441Srpaulo#define GDMA1_OQ_STA 0x14 206286441Srpaulo#define GDMA2_OQ_STA 0x18 207286441Srpaulo#define P_OQ3_PCNT_MASK 0xff000000 208286441Srpaulo#define P_OQ3_PCNT_SHIFT 24 209286441Srpaulo#define P_OQ2_PCNT_MASK 0x00ff0000 210286441Srpaulo#define P_OQ2_PCNT_SHIFT 16 211286441Srpaulo#define P_OQ1_PCNT_MASK 0x0000ff00 212286441Srpaulo#define P_OQ1_PCNT_SHIFT 8 213286441Srpaulo#define P_OQ0_PCNT_MASK 0x000000ff 214286441Srpaulo#define P_OQ0_PCNT_SHIFT 0 215286441Srpaulo 216286441Srpaulo#define PSE_IQ_STA 0x1C 217286441Srpaulo#define P6_OQ0_PCNT_MASK 0xff000000 218286441Srpaulo#define P6_OQ0_PCNT_SHIFT 24 219286441Srpaulo#define P2_IQ_PCNT_MASK 0x00ff0000 220286441Srpaulo#define P2_IQ_PCNT_SHIFT 16 221286441Srpaulo#define P1_IQ_PCNT_MASK 0x0000ff00 222286441Srpaulo#define P1_IQ_PCNT_SHIFT 8 223286441Srpaulo#define P0_IQ_PCNT_MASK 0x000000ff 224286441Srpaulo#define P0_IQ_PCNT_SHIFT 0 225286441Srpaulo 226286441Srpaulo#define PDMA_BASE 0x0100 227303628Ssbruno#define RT5350_PDMA_BASE 0x0800 228303628Ssbruno#define PDMA_GLO_CFG 0x00 229303628Ssbruno#define RT5350_PDMA_GLO_CFG 0x204 230303628Ssbruno#define FE_TX_WB_DDONE (1<<6) 231303628Ssbruno#define FE_DMA_BT_SIZE4 (0<<4) 232330183Seadler#define FE_DMA_BT_SIZE8 (1<<4) 233330171Seadler#define FE_DMA_BT_SIZE16 (2<<4) 234330171Seadler#define FE_RX_DMA_BUSY (1<<3) 235330183Seadler#define FE_RX_DMA_EN (1<<2) 236330183Seadler#define FE_TX_DMA_BUSY (1<<1) 237330183Seadler#define FE_TX_DMA_EN (1<<0) 238330183Seadler#define PDMA_RST_IDX 0x04 239330183Seadler#define RT5350_PDMA_RST_IDX 0x208 240286441Srpaulo#define FE_RST_DRX_IDX0 (1<<16) 241286441Srpaulo#define FE_RST_DTX_IDX3 (1<<3) 242286441Srpaulo#define FE_RST_DTX_IDX2 (1<<2) 243286441Srpaulo#define FE_RST_DTX_IDX1 (1<<1) 244286441Srpaulo#define FE_RST_DTX_IDX0 (1<<0) 245286441Srpaulo 246286441Srpaulo#define PDMA_SCH_CFG 0x08 247286441Srpaulo#define RT5350_PDMA_SCH_CFG 0x280 248286441Srpaulo#define DELAY_INT_CFG 0x0C 249286441Srpaulo#define RT5350_DELAY_INT_CFG 0x20C 250286441Srpaulo#define TXDLY_INT_EN (1<<31) 251286441Srpaulo#define TXMAX_PINT_SHIFT 24 252286441Srpaulo#define TXMAX_PTIME_SHIFT 16 253286441Srpaulo#define RXDLY_INT_EN (1<<15) 254286441Srpaulo#define RXMAX_PINT_SHIFT 8 255286441Srpaulo#define RXMAX_PTIME_SHIFT 0 256286441Srpaulo 257286441Srpaulo#define TX_BASE_PTR0 0x10 258286441Srpaulo#define TX_MAX_CNT0 0x14 259286441Srpaulo#define TX_CTX_IDX0 0x18 260286441Srpaulo#define TX_DTX_IDX0 0x1C 261286441Srpaulo 262286441Srpaulo#define TX_BASE_PTR1 0x20 263286441Srpaulo#define TX_MAX_CNT1 0x24 264286441Srpaulo#define TX_CTX_IDX1 0x28 265286441Srpaulo#define TX_DTX_IDX1 0x2C 266286441Srpaulo 267286441Srpaulo#define RX_BASE_PTR0 0x30 268330183Seadler#define RX_MAX_CNT0 0x34 269286441Srpaulo#define RX_CALC_IDX0 0x38 270286441Srpaulo#define RX_DRX_IDX0 0x3C 271286441Srpaulo 272330165Seadler#define TX_BASE_PTR2 0x40 273298877Savos#define TX_MAX_CNT2 0x44 274298877Savos#define TX_CTX_IDX2 0x48 275303628Ssbruno#define TX_DTX_IDX2 0x4C 276298877Savos 277298877Savos#define TX_BASE_PTR3 0x50 278298877Savos#define TX_MAX_CNT3 0x54 279330165Seadler#define TX_CTX_IDX3 0x58 280330165Seadler#define TX_DTX_IDX3 0x5C 281330165Seadler 282330165Seadler#define TX_BASE_PTR(qid) (((qid>1)?(0x20):(0x10)) + (qid) * 16) 283330165Seadler#define TX_MAX_CNT(qid) (((qid>1)?(0x24):(0x14)) + (qid) * 16) 284330165Seadler#define TX_CTX_IDX(qid) (((qid>1)?(0x28):(0x18)) + (qid) * 16) 285330165Seadler#define TX_DTX_IDX(qid) (((qid>1)?(0x2c):(0x1c)) + (qid) * 16) 286330165Seadler 287330165Seadler#define RT5350_TX_BASE_PTR0 0x000 288330165Seadler#define RT5350_TX_MAX_CNT0 0x004 289303628Ssbruno#define RT5350_TX_CTX_IDX0 0x008 290303628Ssbruno#define RT5350_TX_DTX_IDX0 0x00C 291303628Ssbruno 292303628Ssbruno#define RT5350_TX_BASE_PTR1 0x010 293303628Ssbruno#define RT5350_TX_MAX_CNT1 0x014 294303628Ssbruno#define RT5350_TX_CTX_IDX1 0x018 295303628Ssbruno#define RT5350_TX_DTX_IDX1 0x01C 296303628Ssbruno 297303628Ssbruno#define RT5350_TX_BASE_PTR2 0x020 298330165Seadler#define RT5350_TX_MAX_CNT2 0x024 299330165Seadler#define RT5350_TX_CTX_IDX2 0x028 300286441Srpaulo#define RT5350_TX_DTX_IDX2 0x02C 301330182Seadler 302330182Seadler#define RT5350_TX_BASE_PTR3 0x030 303330182Seadler#define RT5350_TX_MAX_CNT3 0x034 304330182Seadler#define RT5350_TX_CTX_IDX3 0x038 305330182Seadler#define RT5350_TX_DTX_IDX3 0x03C 306330182Seadler 307330182Seadler#define RT5350_RX_BASE_PTR0 0x100 308330182Seadler#define RT5350_RX_MAX_CNT0 0x104 309330182Seadler#define RT5350_RX_CALC_IDX0 0x108 310330182Seadler#define RT5350_RX_DRX_IDX0 0x10C 311330182Seadler 312330182Seadler#define RT5350_RX_BASE_PTR1 0x110 313330182Seadler#define RT5350_RX_MAX_CNT1 0x114 314330182Seadler#define RT5350_RX_CALC_IDX1 0x118 315330183Seadler#define RT5350_RX_DRX_IDX1 0x11C 316286441Srpaulo 317286441Srpaulo#define RT5350_TX_BASE_PTR(qid) ((qid) * 0x10 + 0x000) 318286441Srpaulo#define RT5350_TX_MAX_CNT(qid) ((qid) * 0x10 + 0x004) 319286441Srpaulo#define RT5350_TX_CTX_IDX(qid) ((qid) * 0x10 + 0x008) 320286441Srpaulo#define RT5350_TX_DTX_IDX(qid) ((qid) * 0x10 + 0x00C) 321286441Srpaulo 322286441Srpaulo#define PPE_BASE 0x0200 323286441Srpaulo 324286441Srpaulo#define CNTR_BASE 0x0400 325330208Seadler#define PPE_AC_BCNT0 0x000 326330144Seadler#define PPE_AC_PCNT0 0x004 327330144Seadler#define PPE_AC_BCNT63 0x1F8 328330208Seadler#define PPE_AC_PCNT63 0x1FC 329330208Seadler#define PPE_MTR_CNT0 0x200 330293100Savos#define PPE_MTR_CNT63 0x2FC 331286441Srpaulo#define GDMA_TX_GBCNT0 0x300 332286441Srpaulo#define GDMA_TX_GPCNT0 0x304 333330208Seadler#define GDMA_TX_SKIPCNT0 0x308 334286441Srpaulo#define GDMA_TX_COLCNT0 0x30C 335286441Srpaulo#define GDMA_RX_GBCNT0 0x320 336286441Srpaulo#define GDMA_RX_GPCNT0 0x324 337286441Srpaulo#define GDMA_RX_OERCNT0 0x328 338286441Srpaulo#define GDMA_RX_FERCNT0 0x32C 339286441Srpaulo#define GDMA_RX_SHORT_ERCNT0 0x330 340286441Srpaulo#define GDMA_RX_LONG_ERCNT0 0x334 341330155Seadler#define GDMA_RX_CSUM_ERCNT0 0x338 342286441Srpaulo 343286441Srpaulo#define POLICYTABLE_BASE 0x1000 344286441Srpaulo 345286441Srpaulo#endif /* _IF_RTREG_H_ */ 346330203Seadler