1316485Sdavidcs/* 2316485Sdavidcs * Copyright (c) 2017-2018 Cavium, Inc. 3316485Sdavidcs * All rights reserved. 4316485Sdavidcs * 5316485Sdavidcs * Redistribution and use in source and binary forms, with or without 6316485Sdavidcs * modification, are permitted provided that the following conditions 7316485Sdavidcs * are met: 8316485Sdavidcs * 9316485Sdavidcs * 1. Redistributions of source code must retain the above copyright 10316485Sdavidcs * notice, this list of conditions and the following disclaimer. 11316485Sdavidcs * 2. Redistributions in binary form must reproduce the above copyright 12316485Sdavidcs * notice, this list of conditions and the following disclaimer in the 13316485Sdavidcs * documentation and/or other materials provided with the distribution. 14316485Sdavidcs * 15316485Sdavidcs * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 16316485Sdavidcs * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 17316485Sdavidcs * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 18316485Sdavidcs * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 19316485Sdavidcs * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 20316485Sdavidcs * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 21316485Sdavidcs * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 22316485Sdavidcs * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 23316485Sdavidcs * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 24316485Sdavidcs * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 25316485Sdavidcs * POSSIBILITY OF SUCH DAMAGE. 26316485Sdavidcs * 27316485Sdavidcs * $FreeBSD: stable/11/sys/dev/qlnx/qlnxe/common_hsi.h 337517 2018-08-09 01:17:35Z davidcs $ 28316485Sdavidcs * 29316485Sdavidcs */ 30316485Sdavidcs 31316485Sdavidcs#ifndef __COMMON_HSI__ 32316485Sdavidcs#define __COMMON_HSI__ 33316485Sdavidcs/********************************/ 34316485Sdavidcs/* PROTOCOL COMMON FW CONSTANTS */ 35316485Sdavidcs/********************************/ 36316485Sdavidcs 37316485Sdavidcs/* Temporarily here should be added to HSI automatically by resource allocation tool.*/ 38316485Sdavidcs#define T_TEST_AGG_INT_TEMP 6 39316485Sdavidcs#define M_TEST_AGG_INT_TEMP 8 40316485Sdavidcs#define U_TEST_AGG_INT_TEMP 6 41316485Sdavidcs#define X_TEST_AGG_INT_TEMP 14 42316485Sdavidcs#define Y_TEST_AGG_INT_TEMP 4 43316485Sdavidcs#define P_TEST_AGG_INT_TEMP 4 44316485Sdavidcs 45316485Sdavidcs#define X_FINAL_CLEANUP_AGG_INT 1 46316485Sdavidcs 47316485Sdavidcs#define EVENT_RING_PAGE_SIZE_BYTES 4096 48316485Sdavidcs 49316485Sdavidcs#define NUM_OF_GLOBAL_QUEUES 128 50316485Sdavidcs#define COMMON_QUEUE_ENTRY_MAX_BYTE_SIZE 64 51316485Sdavidcs 52316485Sdavidcs#define ISCSI_CDU_TASK_SEG_TYPE 0 53316485Sdavidcs#define FCOE_CDU_TASK_SEG_TYPE 0 54316485Sdavidcs#define RDMA_CDU_TASK_SEG_TYPE 1 55316485Sdavidcs 56316485Sdavidcs#define FW_ASSERT_GENERAL_ATTN_IDX 32 57316485Sdavidcs 58316485Sdavidcs#define MAX_PINNED_CCFC 32 59316485Sdavidcs 60316485Sdavidcs#define EAGLE_ENG1_WORKAROUND_NIG_FLOWCTRL_MODE 3 61316485Sdavidcs 62316485Sdavidcs/* Queue Zone sizes in bytes */ 63316485Sdavidcs#define TSTORM_QZONE_SIZE 8 /*tstorm_scsi_queue_zone*/ 64316485Sdavidcs#define MSTORM_QZONE_SIZE 16 /*mstorm_eth_queue_zone. Used only for RX producer of VFs in backward compatibility mode.*/ 65316485Sdavidcs#define USTORM_QZONE_SIZE 8 /*ustorm_eth_queue_zone*/ 66316485Sdavidcs#define XSTORM_QZONE_SIZE 8 /*xstorm_eth_queue_zone*/ 67316485Sdavidcs#define YSTORM_QZONE_SIZE 0 68316485Sdavidcs#define PSTORM_QZONE_SIZE 0 69316485Sdavidcs 70316485Sdavidcs#define MSTORM_VF_ZONE_DEFAULT_SIZE_LOG 7 /*Log of mstorm default VF zone size.*/ 71316485Sdavidcs#define ETH_MAX_NUM_RX_QUEUES_PER_VF_DEFAULT 16 /*Maximum number of RX queues that can be allocated to VF by default*/ 72316485Sdavidcs#define ETH_MAX_NUM_RX_QUEUES_PER_VF_DOUBLE 48 /*Maximum number of RX queues that can be allocated to VF with doubled VF zone size. Up to 96 VF supported in this mode*/ 73316485Sdavidcs#define ETH_MAX_NUM_RX_QUEUES_PER_VF_QUAD 112 /*Maximum number of RX queues that can be allocated to VF with 4 VF zone size. Up to 48 VF supported in this mode*/ 74316485Sdavidcs 75316485Sdavidcs 76316485Sdavidcs/********************************/ 77316485Sdavidcs/* CORE (LIGHT L2) FW CONSTANTS */ 78316485Sdavidcs/********************************/ 79316485Sdavidcs 80316485Sdavidcs#define CORE_LL2_MAX_RAMROD_PER_CON 8 81316485Sdavidcs#define CORE_LL2_TX_BD_PAGE_SIZE_BYTES 4096 82316485Sdavidcs#define CORE_LL2_RX_BD_PAGE_SIZE_BYTES 4096 83316485Sdavidcs#define CORE_LL2_RX_CQE_PAGE_SIZE_BYTES 4096 84316485Sdavidcs#define CORE_LL2_RX_NUM_NEXT_PAGE_BDS 1 85316485Sdavidcs 86316485Sdavidcs#define CORE_LL2_TX_MAX_BDS_PER_PACKET 12 87316485Sdavidcs 88316485Sdavidcs#define CORE_SPQE_PAGE_SIZE_BYTES 4096 89316485Sdavidcs 90316485Sdavidcs/* 91320164Sdavidcs * Usually LL2 queues are opened in pairs � TX-RX. 92316485Sdavidcs * There is a hard restriction on number of RX queues (limited by Tstorm RAM) and TX counters (Pstorm RAM). 93316485Sdavidcs * Number of TX queues is almost unlimited. 94316485Sdavidcs * The constants are different so as to allow asymmetric LL2 connections 95316485Sdavidcs */ 96316485Sdavidcs 97316485Sdavidcs#define MAX_NUM_LL2_RX_QUEUES 48 98316485Sdavidcs#define MAX_NUM_LL2_TX_STATS_COUNTERS 48 99316485Sdavidcs 100316485Sdavidcs 101316485Sdavidcs/////////////////////////////////////////////////////////////////////////////////////////////////// 102320164Sdavidcs// Include firmware verison number only- do not add constants here to avoid redundunt compilations 103316485Sdavidcs/////////////////////////////////////////////////////////////////////////////////////////////////// 104316485Sdavidcs 105316485Sdavidcs 106316485Sdavidcs#define FW_MAJOR_VERSION 8 107337517Sdavidcs#define FW_MINOR_VERSION 33 108337517Sdavidcs#define FW_REVISION_VERSION 7 109316485Sdavidcs#define FW_ENGINEERING_VERSION 0 110316485Sdavidcs 111316485Sdavidcs/***********************/ 112316485Sdavidcs/* COMMON HW CONSTANTS */ 113316485Sdavidcs/***********************/ 114316485Sdavidcs 115316485Sdavidcs/* PCI functions */ 116337517Sdavidcs#define MAX_NUM_PORTS_BB (2) 117337517Sdavidcs#define MAX_NUM_PORTS_K2 (4) 118337517Sdavidcs#define MAX_NUM_PORTS_E5 (4) 119337517Sdavidcs#define MAX_NUM_PORTS (MAX_NUM_PORTS_E5) 120316485Sdavidcs 121337517Sdavidcs#define MAX_NUM_PFS_BB (8) 122337517Sdavidcs#define MAX_NUM_PFS_K2 (16) 123337517Sdavidcs#define MAX_NUM_PFS_E5 (16) 124337517Sdavidcs#define MAX_NUM_PFS (MAX_NUM_PFS_E5) 125337517Sdavidcs#define MAX_NUM_OF_PFS_IN_CHIP (16) /* On both engines */ 126316485Sdavidcs 127337517Sdavidcs#define MAX_NUM_VFS_BB (120) 128337517Sdavidcs#define MAX_NUM_VFS_K2 (192) 129337517Sdavidcs#define MAX_NUM_VFS_E4 (MAX_NUM_VFS_K2) 130337517Sdavidcs#define MAX_NUM_VFS_E5 (240) 131337517Sdavidcs#define COMMON_MAX_NUM_VFS (MAX_NUM_VFS_E5) 132316485Sdavidcs 133337517Sdavidcs#define MAX_NUM_FUNCTIONS_BB (MAX_NUM_PFS_BB + MAX_NUM_VFS_BB) 134337517Sdavidcs#define MAX_NUM_FUNCTIONS_K2 (MAX_NUM_PFS_K2 + MAX_NUM_VFS_K2) 135337517Sdavidcs#define MAX_NUM_FUNCTIONS (MAX_NUM_PFS + MAX_NUM_VFS_E4) 136316485Sdavidcs 137316485Sdavidcs/* in both BB and K2, the VF number starts from 16. so for arrays containing all */ 138316485Sdavidcs/* possible PFs and VFs - we need a constant for this size */ 139337517Sdavidcs#define MAX_FUNCTION_NUMBER_BB (MAX_NUM_PFS + MAX_NUM_VFS_BB) 140337517Sdavidcs#define MAX_FUNCTION_NUMBER_K2 (MAX_NUM_PFS + MAX_NUM_VFS_K2) 141337517Sdavidcs#define MAX_FUNCTION_NUMBER_E4 (MAX_NUM_PFS + MAX_NUM_VFS_E4) 142337517Sdavidcs#define MAX_FUNCTION_NUMBER_E5 (MAX_NUM_PFS + MAX_NUM_VFS_E5) 143337517Sdavidcs#define COMMON_MAX_FUNCTION_NUMBER (MAX_NUM_PFS + MAX_NUM_VFS_E5) 144316485Sdavidcs 145337517Sdavidcs#define MAX_NUM_VPORTS_K2 (208) 146337517Sdavidcs#define MAX_NUM_VPORTS_BB (160) 147337517Sdavidcs#define MAX_NUM_VPORTS_E4 (MAX_NUM_VPORTS_K2) 148337517Sdavidcs#define MAX_NUM_VPORTS_E5 (256) 149337517Sdavidcs#define COMMON_MAX_NUM_VPORTS (MAX_NUM_VPORTS_E5) 150316485Sdavidcs 151316485Sdavidcs#define MAX_NUM_L2_QUEUES_BB (256) 152337517Sdavidcs#define MAX_NUM_L2_QUEUES_K2 (320) 153337517Sdavidcs#define MAX_NUM_L2_QUEUES_E5 (320) /* TODO_E5_VITALY - fix to 512 */ 154337517Sdavidcs#define MAX_NUM_L2_QUEUES (MAX_NUM_L2_QUEUES_E5) 155316485Sdavidcs 156316485Sdavidcs/* Traffic classes in network-facing blocks (PBF, BTB, NIG, BRB, PRS and QM) */ 157337517Sdavidcs#define NUM_PHYS_TCS_4PORT_K2 4 158337517Sdavidcs#define NUM_PHYS_TCS_4PORT_TX_E5 6 159337517Sdavidcs#define NUM_PHYS_TCS_4PORT_RX_E5 4 160337517Sdavidcs#define NUM_OF_PHYS_TCS 8 161337517Sdavidcs#define PURE_LB_TC NUM_OF_PHYS_TCS 162337517Sdavidcs#define NUM_TCS_4PORT_K2 (NUM_PHYS_TCS_4PORT_K2 + 1) 163337517Sdavidcs#define NUM_TCS_4PORT_TX_E5 (NUM_PHYS_TCS_4PORT_TX_E5 + 1) 164337517Sdavidcs#define NUM_TCS_4PORT_RX_E5 (NUM_PHYS_TCS_4PORT_RX_E5 + 1) 165337517Sdavidcs#define NUM_OF_TCS (NUM_OF_PHYS_TCS + 1) 166316485Sdavidcs 167316485Sdavidcs/* CIDs */ 168320164Sdavidcs#define NUM_OF_CONNECTION_TYPES_E4 (8) 169320164Sdavidcs#define NUM_OF_CONNECTION_TYPES_E5 (16) 170337517Sdavidcs#define NUM_OF_TASK_TYPES (8) 171337517Sdavidcs#define NUM_OF_LCIDS (320) 172337517Sdavidcs#define NUM_OF_LTIDS (320) 173316485Sdavidcs 174316485Sdavidcs/* Global PXP windows (GTT) */ 175337517Sdavidcs#define NUM_OF_GTT 19 176337517Sdavidcs#define GTT_DWORD_SIZE_BITS 10 177337517Sdavidcs#define GTT_BYTE_SIZE_BITS (GTT_DWORD_SIZE_BITS + 2) 178337517Sdavidcs#define GTT_DWORD_SIZE (1 << GTT_DWORD_SIZE_BITS) 179316485Sdavidcs 180316485Sdavidcs/* Tools Version */ 181316485Sdavidcs#define TOOLS_VERSION 10 182316485Sdavidcs/*****************/ 183316485Sdavidcs/* CDU CONSTANTS */ 184316485Sdavidcs/*****************/ 185316485Sdavidcs 186316485Sdavidcs#define CDU_SEG_TYPE_OFFSET_REG_TYPE_SHIFT (17) 187316485Sdavidcs#define CDU_SEG_TYPE_OFFSET_REG_OFFSET_MASK (0x1ffff) 188316485Sdavidcs 189316485Sdavidcs#define CDU_VF_FL_SEG_TYPE_OFFSET_REG_TYPE_SHIFT (12) 190316485Sdavidcs#define CDU_VF_FL_SEG_TYPE_OFFSET_REG_OFFSET_MASK (0xfff) 191316485Sdavidcs 192316485Sdavidcs#define CDU_CONTEXT_VALIDATION_CFG_ENABLE_SHIFT (0) 193316485Sdavidcs#define CDU_CONTEXT_VALIDATION_CFG_VALIDATION_TYPE_SHIFT (1) 194316485Sdavidcs#define CDU_CONTEXT_VALIDATION_CFG_USE_TYPE (2) 195316485Sdavidcs#define CDU_CONTEXT_VALIDATION_CFG_USE_REGION (3) 196316485Sdavidcs#define CDU_CONTEXT_VALIDATION_CFG_USE_CID (4) 197316485Sdavidcs#define CDU_CONTEXT_VALIDATION_CFG_USE_ACTIVE (5) 198316485Sdavidcs 199316485Sdavidcs 200316485Sdavidcs/*****************/ 201316485Sdavidcs/* DQ CONSTANTS */ 202316485Sdavidcs/*****************/ 203316485Sdavidcs 204316485Sdavidcs/* DEMS */ 205316485Sdavidcs#define DQ_DEMS_LEGACY 0 206316485Sdavidcs#define DQ_DEMS_TOE_MORE_TO_SEND 3 207316485Sdavidcs#define DQ_DEMS_TOE_LOCAL_ADV_WND 4 208316485Sdavidcs#define DQ_DEMS_ROCE_CQ_CONS 7 209316485Sdavidcs 210316485Sdavidcs/* XCM agg val selection (HW) */ 211316485Sdavidcs#define DQ_XCM_AGG_VAL_SEL_WORD2 0 212316485Sdavidcs#define DQ_XCM_AGG_VAL_SEL_WORD3 1 213316485Sdavidcs#define DQ_XCM_AGG_VAL_SEL_WORD4 2 214316485Sdavidcs#define DQ_XCM_AGG_VAL_SEL_WORD5 3 215316485Sdavidcs#define DQ_XCM_AGG_VAL_SEL_REG3 4 216316485Sdavidcs#define DQ_XCM_AGG_VAL_SEL_REG4 5 217316485Sdavidcs#define DQ_XCM_AGG_VAL_SEL_REG5 6 218316485Sdavidcs#define DQ_XCM_AGG_VAL_SEL_REG6 7 219316485Sdavidcs 220316485Sdavidcs/* XCM agg val selection (FW) */ 221316485Sdavidcs#define DQ_XCM_CORE_TX_BD_CONS_CMD DQ_XCM_AGG_VAL_SEL_WORD3 222316485Sdavidcs#define DQ_XCM_CORE_TX_BD_PROD_CMD DQ_XCM_AGG_VAL_SEL_WORD4 223316485Sdavidcs#define DQ_XCM_CORE_SPQ_PROD_CMD DQ_XCM_AGG_VAL_SEL_WORD4 224316485Sdavidcs#define DQ_XCM_ETH_EDPM_NUM_BDS_CMD DQ_XCM_AGG_VAL_SEL_WORD2 225316485Sdavidcs#define DQ_XCM_ETH_TX_BD_CONS_CMD DQ_XCM_AGG_VAL_SEL_WORD3 226316485Sdavidcs#define DQ_XCM_ETH_TX_BD_PROD_CMD DQ_XCM_AGG_VAL_SEL_WORD4 227316485Sdavidcs#define DQ_XCM_ETH_GO_TO_BD_CONS_CMD DQ_XCM_AGG_VAL_SEL_WORD5 228316485Sdavidcs#define DQ_XCM_FCOE_SQ_CONS_CMD DQ_XCM_AGG_VAL_SEL_WORD3 229316485Sdavidcs#define DQ_XCM_FCOE_SQ_PROD_CMD DQ_XCM_AGG_VAL_SEL_WORD4 230316485Sdavidcs#define DQ_XCM_FCOE_X_FERQ_PROD_CMD DQ_XCM_AGG_VAL_SEL_WORD5 231316485Sdavidcs#define DQ_XCM_ISCSI_SQ_CONS_CMD DQ_XCM_AGG_VAL_SEL_WORD3 232316485Sdavidcs#define DQ_XCM_ISCSI_SQ_PROD_CMD DQ_XCM_AGG_VAL_SEL_WORD4 233316485Sdavidcs#define DQ_XCM_ISCSI_MORE_TO_SEND_SEQ_CMD DQ_XCM_AGG_VAL_SEL_REG3 234316485Sdavidcs#define DQ_XCM_ISCSI_EXP_STAT_SN_CMD DQ_XCM_AGG_VAL_SEL_REG6 235316485Sdavidcs#define DQ_XCM_ROCE_SQ_PROD_CMD DQ_XCM_AGG_VAL_SEL_WORD4 236316485Sdavidcs#define DQ_XCM_TOE_TX_BD_PROD_CMD DQ_XCM_AGG_VAL_SEL_WORD4 237316485Sdavidcs#define DQ_XCM_TOE_MORE_TO_SEND_SEQ_CMD DQ_XCM_AGG_VAL_SEL_REG3 238316485Sdavidcs#define DQ_XCM_TOE_LOCAL_ADV_WND_SEQ_CMD DQ_XCM_AGG_VAL_SEL_REG4 239316485Sdavidcs 240316485Sdavidcs/* UCM agg val selection (HW) */ 241316485Sdavidcs#define DQ_UCM_AGG_VAL_SEL_WORD0 0 242316485Sdavidcs#define DQ_UCM_AGG_VAL_SEL_WORD1 1 243316485Sdavidcs#define DQ_UCM_AGG_VAL_SEL_WORD2 2 244316485Sdavidcs#define DQ_UCM_AGG_VAL_SEL_WORD3 3 245316485Sdavidcs#define DQ_UCM_AGG_VAL_SEL_REG0 4 246316485Sdavidcs#define DQ_UCM_AGG_VAL_SEL_REG1 5 247316485Sdavidcs#define DQ_UCM_AGG_VAL_SEL_REG2 6 248316485Sdavidcs#define DQ_UCM_AGG_VAL_SEL_REG3 7 249316485Sdavidcs 250316485Sdavidcs/* UCM agg val selection (FW) */ 251316485Sdavidcs#define DQ_UCM_ETH_PMD_TX_CONS_CMD DQ_UCM_AGG_VAL_SEL_WORD2 252316485Sdavidcs#define DQ_UCM_ETH_PMD_RX_CONS_CMD DQ_UCM_AGG_VAL_SEL_WORD3 253316485Sdavidcs#define DQ_UCM_ROCE_CQ_CONS_CMD DQ_UCM_AGG_VAL_SEL_REG0 254316485Sdavidcs#define DQ_UCM_ROCE_CQ_PROD_CMD DQ_UCM_AGG_VAL_SEL_REG2 255316485Sdavidcs 256316485Sdavidcs/* TCM agg val selection (HW) */ 257316485Sdavidcs#define DQ_TCM_AGG_VAL_SEL_WORD0 0 258316485Sdavidcs#define DQ_TCM_AGG_VAL_SEL_WORD1 1 259316485Sdavidcs#define DQ_TCM_AGG_VAL_SEL_WORD2 2 260316485Sdavidcs#define DQ_TCM_AGG_VAL_SEL_WORD3 3 261316485Sdavidcs#define DQ_TCM_AGG_VAL_SEL_REG1 4 262316485Sdavidcs#define DQ_TCM_AGG_VAL_SEL_REG2 5 263316485Sdavidcs#define DQ_TCM_AGG_VAL_SEL_REG6 6 264316485Sdavidcs#define DQ_TCM_AGG_VAL_SEL_REG9 7 265316485Sdavidcs 266316485Sdavidcs/* TCM agg val selection (FW) */ 267316485Sdavidcs#define DQ_TCM_L2B_BD_PROD_CMD DQ_TCM_AGG_VAL_SEL_WORD1 268316485Sdavidcs#define DQ_TCM_ROCE_RQ_PROD_CMD DQ_TCM_AGG_VAL_SEL_WORD0 269316485Sdavidcs 270316485Sdavidcs/* XCM agg counter flag selection (HW) */ 271316485Sdavidcs#define DQ_XCM_AGG_FLG_SHIFT_BIT14 0 272316485Sdavidcs#define DQ_XCM_AGG_FLG_SHIFT_BIT15 1 273316485Sdavidcs#define DQ_XCM_AGG_FLG_SHIFT_CF12 2 274316485Sdavidcs#define DQ_XCM_AGG_FLG_SHIFT_CF13 3 275316485Sdavidcs#define DQ_XCM_AGG_FLG_SHIFT_CF18 4 276316485Sdavidcs#define DQ_XCM_AGG_FLG_SHIFT_CF19 5 277316485Sdavidcs#define DQ_XCM_AGG_FLG_SHIFT_CF22 6 278316485Sdavidcs#define DQ_XCM_AGG_FLG_SHIFT_CF23 7 279316485Sdavidcs 280316485Sdavidcs/* XCM agg counter flag selection (FW) */ 281316485Sdavidcs#define DQ_XCM_CORE_DQ_CF_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF18) 282316485Sdavidcs#define DQ_XCM_CORE_TERMINATE_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF19) 283316485Sdavidcs#define DQ_XCM_CORE_SLOW_PATH_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF22) 284316485Sdavidcs#define DQ_XCM_ETH_DQ_CF_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF18) 285316485Sdavidcs#define DQ_XCM_ETH_TERMINATE_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF19) 286316485Sdavidcs#define DQ_XCM_ETH_SLOW_PATH_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF22) 287316485Sdavidcs#define DQ_XCM_ETH_TPH_EN_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF23) 288316485Sdavidcs#define DQ_XCM_FCOE_SLOW_PATH_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF22) 289316485Sdavidcs#define DQ_XCM_ISCSI_DQ_FLUSH_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF19) 290316485Sdavidcs#define DQ_XCM_ISCSI_SLOW_PATH_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF22) 291316485Sdavidcs#define DQ_XCM_ISCSI_PROC_ONLY_CLEANUP_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF23) 292316485Sdavidcs#define DQ_XCM_TOE_DQ_FLUSH_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF19) 293316485Sdavidcs#define DQ_XCM_TOE_SLOW_PATH_CMD (1 << DQ_XCM_AGG_FLG_SHIFT_CF22) 294316485Sdavidcs 295316485Sdavidcs/* UCM agg counter flag selection (HW) */ 296316485Sdavidcs#define DQ_UCM_AGG_FLG_SHIFT_CF0 0 297316485Sdavidcs#define DQ_UCM_AGG_FLG_SHIFT_CF1 1 298316485Sdavidcs#define DQ_UCM_AGG_FLG_SHIFT_CF3 2 299316485Sdavidcs#define DQ_UCM_AGG_FLG_SHIFT_CF4 3 300316485Sdavidcs#define DQ_UCM_AGG_FLG_SHIFT_CF5 4 301316485Sdavidcs#define DQ_UCM_AGG_FLG_SHIFT_CF6 5 302316485Sdavidcs#define DQ_UCM_AGG_FLG_SHIFT_RULE0EN 6 303316485Sdavidcs#define DQ_UCM_AGG_FLG_SHIFT_RULE1EN 7 304316485Sdavidcs 305316485Sdavidcs/* UCM agg counter flag selection (FW) */ 306316485Sdavidcs#define DQ_UCM_ETH_PMD_TX_ARM_CMD (1 << DQ_UCM_AGG_FLG_SHIFT_CF4) 307316485Sdavidcs#define DQ_UCM_ETH_PMD_RX_ARM_CMD (1 << DQ_UCM_AGG_FLG_SHIFT_CF5) 308316485Sdavidcs#define DQ_UCM_ROCE_CQ_ARM_SE_CF_CMD (1 << DQ_UCM_AGG_FLG_SHIFT_CF4) 309316485Sdavidcs#define DQ_UCM_ROCE_CQ_ARM_CF_CMD (1 << DQ_UCM_AGG_FLG_SHIFT_CF5) 310316485Sdavidcs#define DQ_UCM_TOE_TIMER_STOP_ALL_CMD (1 << DQ_UCM_AGG_FLG_SHIFT_CF3) 311316485Sdavidcs#define DQ_UCM_TOE_SLOW_PATH_CF_CMD (1 << DQ_UCM_AGG_FLG_SHIFT_CF4) 312316485Sdavidcs#define DQ_UCM_TOE_DQ_CF_CMD (1 << DQ_UCM_AGG_FLG_SHIFT_CF5) 313316485Sdavidcs 314316485Sdavidcs/* TCM agg counter flag selection (HW) */ 315316485Sdavidcs#define DQ_TCM_AGG_FLG_SHIFT_CF0 0 316316485Sdavidcs#define DQ_TCM_AGG_FLG_SHIFT_CF1 1 317316485Sdavidcs#define DQ_TCM_AGG_FLG_SHIFT_CF2 2 318316485Sdavidcs#define DQ_TCM_AGG_FLG_SHIFT_CF3 3 319316485Sdavidcs#define DQ_TCM_AGG_FLG_SHIFT_CF4 4 320316485Sdavidcs#define DQ_TCM_AGG_FLG_SHIFT_CF5 5 321316485Sdavidcs#define DQ_TCM_AGG_FLG_SHIFT_CF6 6 322316485Sdavidcs#define DQ_TCM_AGG_FLG_SHIFT_CF7 7 323316485Sdavidcs 324316485Sdavidcs/* TCM agg counter flag selection (FW) */ 325316485Sdavidcs#define DQ_TCM_FCOE_FLUSH_Q0_CMD (1 << DQ_TCM_AGG_FLG_SHIFT_CF1) 326316485Sdavidcs#define DQ_TCM_FCOE_DUMMY_TIMER_CMD (1 << DQ_TCM_AGG_FLG_SHIFT_CF2) 327316485Sdavidcs#define DQ_TCM_FCOE_TIMER_STOP_ALL_CMD (1 << DQ_TCM_AGG_FLG_SHIFT_CF3) 328316485Sdavidcs#define DQ_TCM_ISCSI_FLUSH_Q0_CMD (1 << DQ_TCM_AGG_FLG_SHIFT_CF1) 329316485Sdavidcs#define DQ_TCM_ISCSI_TIMER_STOP_ALL_CMD (1 << DQ_TCM_AGG_FLG_SHIFT_CF3) 330316485Sdavidcs#define DQ_TCM_TOE_FLUSH_Q0_CMD (1 << DQ_TCM_AGG_FLG_SHIFT_CF1) 331316485Sdavidcs#define DQ_TCM_TOE_TIMER_STOP_ALL_CMD (1 << DQ_TCM_AGG_FLG_SHIFT_CF3) 332316485Sdavidcs#define DQ_TCM_IWARP_POST_RQ_CF_CMD (1 << DQ_TCM_AGG_FLG_SHIFT_CF1) 333316485Sdavidcs 334316485Sdavidcs/* PWM address mapping */ 335316485Sdavidcs#define DQ_PWM_OFFSET_DPM_BASE 0x0 336316485Sdavidcs#define DQ_PWM_OFFSET_DPM_END 0x27 337316485Sdavidcs#define DQ_PWM_OFFSET_XCM16_BASE 0x40 338316485Sdavidcs#define DQ_PWM_OFFSET_XCM32_BASE 0x44 339316485Sdavidcs#define DQ_PWM_OFFSET_UCM16_BASE 0x48 340316485Sdavidcs#define DQ_PWM_OFFSET_UCM32_BASE 0x4C 341316485Sdavidcs#define DQ_PWM_OFFSET_UCM16_4 0x50 342316485Sdavidcs#define DQ_PWM_OFFSET_TCM16_BASE 0x58 343316485Sdavidcs#define DQ_PWM_OFFSET_TCM32_BASE 0x5C 344316485Sdavidcs#define DQ_PWM_OFFSET_XCM_FLAGS 0x68 345316485Sdavidcs#define DQ_PWM_OFFSET_UCM_FLAGS 0x69 346316485Sdavidcs#define DQ_PWM_OFFSET_TCM_FLAGS 0x6B 347316485Sdavidcs 348316485Sdavidcs#define DQ_PWM_OFFSET_XCM_RDMA_SQ_PROD (DQ_PWM_OFFSET_XCM16_BASE + 2) 349316485Sdavidcs#define DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_32BIT (DQ_PWM_OFFSET_UCM32_BASE) 350316485Sdavidcs#define DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_16BIT (DQ_PWM_OFFSET_UCM16_4) 351316485Sdavidcs#define DQ_PWM_OFFSET_UCM_RDMA_INT_TIMEOUT (DQ_PWM_OFFSET_UCM16_BASE + 2) 352316485Sdavidcs#define DQ_PWM_OFFSET_UCM_RDMA_ARM_FLAGS (DQ_PWM_OFFSET_UCM_FLAGS) 353316485Sdavidcs#define DQ_PWM_OFFSET_TCM_ROCE_RQ_PROD (DQ_PWM_OFFSET_TCM16_BASE + 1) 354316485Sdavidcs#define DQ_PWM_OFFSET_TCM_IWARP_RQ_PROD (DQ_PWM_OFFSET_TCM16_BASE + 3) 355316485Sdavidcs 356316485Sdavidcs#define DQ_REGION_SHIFT (12) 357316485Sdavidcs 358316485Sdavidcs/* DPM */ 359316485Sdavidcs#define DQ_DPM_WQE_BUFF_SIZE (320) 360316485Sdavidcs 361316485Sdavidcs// Conn type ranges 362316485Sdavidcs#define DQ_CONN_TYPE_RANGE_SHIFT (4) 363316485Sdavidcs 364316485Sdavidcs/*****************/ 365316485Sdavidcs/* QM CONSTANTS */ 366316485Sdavidcs/*****************/ 367316485Sdavidcs 368316485Sdavidcs/* number of TX queues in the QM */ 369316485Sdavidcs#define MAX_QM_TX_QUEUES_K2 512 370316485Sdavidcs#define MAX_QM_TX_QUEUES_BB 448 371320164Sdavidcs#define MAX_QM_TX_QUEUES_E5 MAX_QM_TX_QUEUES_K2 372316485Sdavidcs#define MAX_QM_TX_QUEUES MAX_QM_TX_QUEUES_K2 373316485Sdavidcs 374316485Sdavidcs/* number of Other queues in the QM */ 375316485Sdavidcs#define MAX_QM_OTHER_QUEUES_BB 64 376316485Sdavidcs#define MAX_QM_OTHER_QUEUES_K2 128 377320164Sdavidcs#define MAX_QM_OTHER_QUEUES_E5 MAX_QM_OTHER_QUEUES_K2 378316485Sdavidcs#define MAX_QM_OTHER_QUEUES MAX_QM_OTHER_QUEUES_K2 379316485Sdavidcs 380316485Sdavidcs/* number of queues in a PF queue group */ 381316485Sdavidcs#define QM_PF_QUEUE_GROUP_SIZE 8 382316485Sdavidcs 383316485Sdavidcs/* the size of a single queue element in bytes */ 384316485Sdavidcs#define QM_PQ_ELEMENT_SIZE 4 385316485Sdavidcs 386316485Sdavidcs/* base number of Tx PQs in the CM PQ representation. 387316485Sdavidcs should be used when storing PQ IDs in CM PQ registers and context */ 388316485Sdavidcs#define CM_TX_PQ_BASE 0x200 389316485Sdavidcs 390316485Sdavidcs/* number of global Vport/QCN rate limiters */ 391316485Sdavidcs#define MAX_QM_GLOBAL_RLS 256 392316485Sdavidcs 393316485Sdavidcs/* QM registers data */ 394316485Sdavidcs#define QM_LINE_CRD_REG_WIDTH 16 395316485Sdavidcs#define QM_LINE_CRD_REG_SIGN_BIT (1 << (QM_LINE_CRD_REG_WIDTH - 1)) 396316485Sdavidcs#define QM_BYTE_CRD_REG_WIDTH 24 397316485Sdavidcs#define QM_BYTE_CRD_REG_SIGN_BIT (1 << (QM_BYTE_CRD_REG_WIDTH - 1)) 398316485Sdavidcs#define QM_WFQ_CRD_REG_WIDTH 32 399316485Sdavidcs#define QM_WFQ_CRD_REG_SIGN_BIT (1 << (QM_WFQ_CRD_REG_WIDTH - 1)) 400316485Sdavidcs#define QM_RL_CRD_REG_WIDTH 32 401316485Sdavidcs#define QM_RL_CRD_REG_SIGN_BIT (1 << (QM_RL_CRD_REG_WIDTH - 1)) 402316485Sdavidcs 403316485Sdavidcs/*****************/ 404316485Sdavidcs/* CAU CONSTANTS */ 405316485Sdavidcs/*****************/ 406316485Sdavidcs 407316485Sdavidcs#define CAU_FSM_ETH_RX 0 408316485Sdavidcs#define CAU_FSM_ETH_TX 1 409316485Sdavidcs 410316485Sdavidcs/* Number of Protocol Indices per Status Block */ 411320164Sdavidcs#define PIS_PER_SB_E4 12 412320164Sdavidcs#define PIS_PER_SB_E5 8 413337517Sdavidcs#define MAX_PIS_PER_SB OSAL_MAX_T(PIS_PER_SB_E4,PIS_PER_SB_E5) 414316485Sdavidcs 415316485Sdavidcs 416316485Sdavidcs#define CAU_HC_STOPPED_STATE 3 /* fsm is stopped or not valid for this sb */ 417316485Sdavidcs#define CAU_HC_DISABLE_STATE 4 /* fsm is working without interrupt coalescing for this sb*/ 418316485Sdavidcs#define CAU_HC_ENABLE_STATE 0 /* fsm is working with interrupt coalescing for this sb*/ 419316485Sdavidcs 420316485Sdavidcs 421316485Sdavidcs/*****************/ 422316485Sdavidcs/* IGU CONSTANTS */ 423316485Sdavidcs/*****************/ 424316485Sdavidcs 425316485Sdavidcs#define MAX_SB_PER_PATH_K2 (368) 426316485Sdavidcs#define MAX_SB_PER_PATH_BB (288) 427320164Sdavidcs#define MAX_SB_PER_PATH_E5 (512) 428320164Sdavidcs#define MAX_TOT_SB_PER_PATH MAX_SB_PER_PATH_E5 429316485Sdavidcs 430316485Sdavidcs#define MAX_SB_PER_PF_MIMD 129 431316485Sdavidcs#define MAX_SB_PER_PF_SIMD 64 432316485Sdavidcs#define MAX_SB_PER_VF 64 433316485Sdavidcs 434316485Sdavidcs/* Memory addresses on the BAR for the IGU Sub Block */ 435316485Sdavidcs#define IGU_MEM_BASE 0x0000 436316485Sdavidcs 437316485Sdavidcs#define IGU_MEM_MSIX_BASE 0x0000 438316485Sdavidcs#define IGU_MEM_MSIX_UPPER 0x0101 439316485Sdavidcs#define IGU_MEM_MSIX_RESERVED_UPPER 0x01ff 440316485Sdavidcs 441316485Sdavidcs#define IGU_MEM_PBA_MSIX_BASE 0x0200 442316485Sdavidcs#define IGU_MEM_PBA_MSIX_UPPER 0x0202 443316485Sdavidcs#define IGU_MEM_PBA_MSIX_RESERVED_UPPER 0x03ff 444316485Sdavidcs 445316485Sdavidcs#define IGU_CMD_INT_ACK_BASE 0x0400 446316485Sdavidcs#define IGU_CMD_INT_ACK_UPPER (IGU_CMD_INT_ACK_BASE + MAX_TOT_SB_PER_PATH - 1) 447316485Sdavidcs#define IGU_CMD_INT_ACK_RESERVED_UPPER 0x05ff 448316485Sdavidcs 449316485Sdavidcs#define IGU_CMD_ATTN_BIT_UPD_UPPER 0x05f0 450316485Sdavidcs#define IGU_CMD_ATTN_BIT_SET_UPPER 0x05f1 451316485Sdavidcs#define IGU_CMD_ATTN_BIT_CLR_UPPER 0x05f2 452316485Sdavidcs 453316485Sdavidcs#define IGU_REG_SISR_MDPC_WMASK_UPPER 0x05f3 454316485Sdavidcs#define IGU_REG_SISR_MDPC_WMASK_LSB_UPPER 0x05f4 455316485Sdavidcs#define IGU_REG_SISR_MDPC_WMASK_MSB_UPPER 0x05f5 456316485Sdavidcs#define IGU_REG_SISR_MDPC_WOMASK_UPPER 0x05f6 457316485Sdavidcs 458316485Sdavidcs#define IGU_CMD_PROD_UPD_BASE 0x0600 459316485Sdavidcs#define IGU_CMD_PROD_UPD_UPPER (IGU_CMD_PROD_UPD_BASE + MAX_TOT_SB_PER_PATH - 1) 460316485Sdavidcs#define IGU_CMD_PROD_UPD_RESERVED_UPPER 0x07ff 461316485Sdavidcs 462316485Sdavidcs/*****************/ 463316485Sdavidcs/* PXP CONSTANTS */ 464316485Sdavidcs/*****************/ 465316485Sdavidcs 466316485Sdavidcs/* Bars for Blocks */ 467316485Sdavidcs#define PXP_BAR_GRC 0 468316485Sdavidcs#define PXP_BAR_TSDM 0 469316485Sdavidcs#define PXP_BAR_USDM 0 470316485Sdavidcs#define PXP_BAR_XSDM 0 471316485Sdavidcs#define PXP_BAR_MSDM 0 472316485Sdavidcs#define PXP_BAR_YSDM 0 473316485Sdavidcs#define PXP_BAR_PSDM 0 474316485Sdavidcs#define PXP_BAR_IGU 0 475316485Sdavidcs#define PXP_BAR_DQ 1 476316485Sdavidcs 477316485Sdavidcs/* PTT and GTT */ 478316485Sdavidcs#define PXP_PER_PF_ENTRY_SIZE 8 479316485Sdavidcs#define PXP_NUM_GLOBAL_WINDOWS 243 480316485Sdavidcs#define PXP_GLOBAL_ENTRY_SIZE 4 481316485Sdavidcs#define PXP_ADMIN_WINDOW_ALLOWED_LENGTH 4 482316485Sdavidcs#define PXP_PF_WINDOW_ADMIN_START 0 483316485Sdavidcs#define PXP_PF_WINDOW_ADMIN_LENGTH 0x1000 484316485Sdavidcs#define PXP_PF_WINDOW_ADMIN_END (PXP_PF_WINDOW_ADMIN_START + PXP_PF_WINDOW_ADMIN_LENGTH - 1) 485316485Sdavidcs#define PXP_PF_WINDOW_ADMIN_PER_PF_START 0 486316485Sdavidcs#define PXP_PF_WINDOW_ADMIN_PER_PF_LENGTH (PXP_NUM_PF_WINDOWS * PXP_PER_PF_ENTRY_SIZE) 487316485Sdavidcs#define PXP_PF_WINDOW_ADMIN_PER_PF_END (PXP_PF_WINDOW_ADMIN_PER_PF_START + PXP_PF_WINDOW_ADMIN_PER_PF_LENGTH - 1) 488316485Sdavidcs#define PXP_PF_WINDOW_ADMIN_GLOBAL_START 0x200 489316485Sdavidcs#define PXP_PF_WINDOW_ADMIN_GLOBAL_LENGTH (PXP_NUM_GLOBAL_WINDOWS * PXP_GLOBAL_ENTRY_SIZE) 490316485Sdavidcs#define PXP_PF_WINDOW_ADMIN_GLOBAL_END (PXP_PF_WINDOW_ADMIN_GLOBAL_START + PXP_PF_WINDOW_ADMIN_GLOBAL_LENGTH - 1) 491316485Sdavidcs#define PXP_PF_GLOBAL_PRETEND_ADDR 0x1f0 492316485Sdavidcs#define PXP_PF_ME_OPAQUE_MASK_ADDR 0xf4 493316485Sdavidcs#define PXP_PF_ME_OPAQUE_ADDR 0x1f8 494316485Sdavidcs#define PXP_PF_ME_CONCRETE_ADDR 0x1fc 495316485Sdavidcs 496316485Sdavidcs#define PXP_NUM_PF_WINDOWS 12 497316485Sdavidcs 498316485Sdavidcs#define PXP_EXTERNAL_BAR_PF_WINDOW_START 0x1000 499316485Sdavidcs#define PXP_EXTERNAL_BAR_PF_WINDOW_NUM PXP_NUM_PF_WINDOWS 500316485Sdavidcs#define PXP_EXTERNAL_BAR_PF_WINDOW_SINGLE_SIZE 0x1000 501316485Sdavidcs#define PXP_EXTERNAL_BAR_PF_WINDOW_LENGTH (PXP_EXTERNAL_BAR_PF_WINDOW_NUM * PXP_EXTERNAL_BAR_PF_WINDOW_SINGLE_SIZE) 502316485Sdavidcs#define PXP_EXTERNAL_BAR_PF_WINDOW_END (PXP_EXTERNAL_BAR_PF_WINDOW_START + PXP_EXTERNAL_BAR_PF_WINDOW_LENGTH - 1) 503316485Sdavidcs 504316485Sdavidcs#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_START (PXP_EXTERNAL_BAR_PF_WINDOW_END + 1) 505316485Sdavidcs#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_NUM PXP_NUM_GLOBAL_WINDOWS 506316485Sdavidcs#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_SINGLE_SIZE 0x1000 507316485Sdavidcs#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_LENGTH (PXP_EXTERNAL_BAR_GLOBAL_WINDOW_NUM * PXP_EXTERNAL_BAR_GLOBAL_WINDOW_SINGLE_SIZE) 508316485Sdavidcs#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_END (PXP_EXTERNAL_BAR_GLOBAL_WINDOW_START + PXP_EXTERNAL_BAR_GLOBAL_WINDOW_LENGTH - 1) 509316485Sdavidcs 510316485Sdavidcs/* PF BAR */ 511316485Sdavidcs#define PXP_BAR0_START_GRC 0x0000 512316485Sdavidcs#define PXP_BAR0_GRC_LENGTH 0x1C00000 513316485Sdavidcs#define PXP_BAR0_END_GRC (PXP_BAR0_START_GRC + PXP_BAR0_GRC_LENGTH - 1) 514316485Sdavidcs 515316485Sdavidcs#define PXP_BAR0_START_IGU 0x1C00000 516316485Sdavidcs#define PXP_BAR0_IGU_LENGTH 0x10000 517316485Sdavidcs#define PXP_BAR0_END_IGU (PXP_BAR0_START_IGU + PXP_BAR0_IGU_LENGTH - 1) 518316485Sdavidcs 519316485Sdavidcs#define PXP_BAR0_START_TSDM 0x1C80000 520316485Sdavidcs#define PXP_BAR0_SDM_LENGTH 0x40000 521316485Sdavidcs#define PXP_BAR0_SDM_RESERVED_LENGTH 0x40000 522316485Sdavidcs#define PXP_BAR0_END_TSDM (PXP_BAR0_START_TSDM + PXP_BAR0_SDM_LENGTH - 1) 523316485Sdavidcs 524316485Sdavidcs#define PXP_BAR0_START_MSDM 0x1D00000 525316485Sdavidcs#define PXP_BAR0_END_MSDM (PXP_BAR0_START_MSDM + PXP_BAR0_SDM_LENGTH - 1) 526316485Sdavidcs 527316485Sdavidcs#define PXP_BAR0_START_USDM 0x1D80000 528316485Sdavidcs#define PXP_BAR0_END_USDM (PXP_BAR0_START_USDM + PXP_BAR0_SDM_LENGTH - 1) 529316485Sdavidcs 530316485Sdavidcs#define PXP_BAR0_START_XSDM 0x1E00000 531316485Sdavidcs#define PXP_BAR0_END_XSDM (PXP_BAR0_START_XSDM + PXP_BAR0_SDM_LENGTH - 1) 532316485Sdavidcs 533316485Sdavidcs#define PXP_BAR0_START_YSDM 0x1E80000 534316485Sdavidcs#define PXP_BAR0_END_YSDM (PXP_BAR0_START_YSDM + PXP_BAR0_SDM_LENGTH - 1) 535316485Sdavidcs 536316485Sdavidcs#define PXP_BAR0_START_PSDM 0x1F00000 537316485Sdavidcs#define PXP_BAR0_END_PSDM (PXP_BAR0_START_PSDM + PXP_BAR0_SDM_LENGTH - 1) 538316485Sdavidcs 539316485Sdavidcs#define PXP_BAR0_FIRST_INVALID_ADDRESS (PXP_BAR0_END_PSDM + 1) 540316485Sdavidcs 541316485Sdavidcs/* VF BAR */ 542316485Sdavidcs#define PXP_VF_BAR0 0 543316485Sdavidcs 544316485Sdavidcs#define PXP_VF_BAR0_START_IGU 0 545316485Sdavidcs#define PXP_VF_BAR0_IGU_LENGTH 0x3000 546316485Sdavidcs#define PXP_VF_BAR0_END_IGU (PXP_VF_BAR0_START_IGU + PXP_VF_BAR0_IGU_LENGTH - 1) 547316485Sdavidcs 548316485Sdavidcs#define PXP_VF_BAR0_START_DQ 0x3000 549316485Sdavidcs#define PXP_VF_BAR0_DQ_LENGTH 0x200 550316485Sdavidcs#define PXP_VF_BAR0_DQ_OPAQUE_OFFSET 0 551316485Sdavidcs#define PXP_VF_BAR0_ME_OPAQUE_ADDRESS (PXP_VF_BAR0_START_DQ + PXP_VF_BAR0_DQ_OPAQUE_OFFSET) 552316485Sdavidcs#define PXP_VF_BAR0_ME_CONCRETE_ADDRESS (PXP_VF_BAR0_ME_OPAQUE_ADDRESS + 4) 553316485Sdavidcs#define PXP_VF_BAR0_END_DQ (PXP_VF_BAR0_START_DQ + PXP_VF_BAR0_DQ_LENGTH - 1) 554316485Sdavidcs 555316485Sdavidcs#define PXP_VF_BAR0_START_TSDM_ZONE_B 0x3200 556316485Sdavidcs#define PXP_VF_BAR0_SDM_LENGTH_ZONE_B 0x200 557316485Sdavidcs#define PXP_VF_BAR0_END_TSDM_ZONE_B (PXP_VF_BAR0_START_TSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1) 558316485Sdavidcs 559316485Sdavidcs#define PXP_VF_BAR0_START_MSDM_ZONE_B 0x3400 560316485Sdavidcs#define PXP_VF_BAR0_END_MSDM_ZONE_B (PXP_VF_BAR0_START_MSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1) 561316485Sdavidcs 562316485Sdavidcs#define PXP_VF_BAR0_START_USDM_ZONE_B 0x3600 563316485Sdavidcs#define PXP_VF_BAR0_END_USDM_ZONE_B (PXP_VF_BAR0_START_USDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1) 564316485Sdavidcs 565316485Sdavidcs#define PXP_VF_BAR0_START_XSDM_ZONE_B 0x3800 566316485Sdavidcs#define PXP_VF_BAR0_END_XSDM_ZONE_B (PXP_VF_BAR0_START_XSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1) 567316485Sdavidcs 568316485Sdavidcs#define PXP_VF_BAR0_START_YSDM_ZONE_B 0x3a00 569316485Sdavidcs#define PXP_VF_BAR0_END_YSDM_ZONE_B (PXP_VF_BAR0_START_YSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1) 570316485Sdavidcs 571316485Sdavidcs#define PXP_VF_BAR0_START_PSDM_ZONE_B 0x3c00 572316485Sdavidcs#define PXP_VF_BAR0_END_PSDM_ZONE_B (PXP_VF_BAR0_START_PSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1) 573316485Sdavidcs 574337517Sdavidcs#define PXP_VF_BAR0_START_GRC 0x3E00 575337517Sdavidcs#define PXP_VF_BAR0_GRC_LENGTH 0x200 576337517Sdavidcs#define PXP_VF_BAR0_END_GRC (PXP_VF_BAR0_START_GRC + PXP_VF_BAR0_GRC_LENGTH - 1) 577337517Sdavidcs 578316485Sdavidcs#define PXP_VF_BAR0_START_SDM_ZONE_A 0x4000 579316485Sdavidcs#define PXP_VF_BAR0_END_SDM_ZONE_A 0x10000 580316485Sdavidcs 581337517Sdavidcs#define PXP_VF_BAR0_START_IGU2 0x10000 582337517Sdavidcs#define PXP_VF_BAR0_IGU2_LENGTH 0xD000 583337517Sdavidcs#define PXP_VF_BAR0_END_IGU2 (PXP_VF_BAR0_START_IGU2 + PXP_VF_BAR0_IGU2_LENGTH - 1) 584337517Sdavidcs 585316485Sdavidcs#define PXP_VF_BAR0_GRC_WINDOW_LENGTH 32 586316485Sdavidcs 587316485Sdavidcs#define PXP_ILT_PAGE_SIZE_NUM_BITS_MIN 12 588316485Sdavidcs#define PXP_ILT_BLOCK_FACTOR_MULTIPLIER 1024 589316485Sdavidcs 590316485Sdavidcs// ILT Records 591316485Sdavidcs#define PXP_NUM_ILT_RECORDS_BB 7600 592316485Sdavidcs#define PXP_NUM_ILT_RECORDS_K2 11000 593337517Sdavidcs#define MAX_NUM_ILT_RECORDS OSAL_MAX_T(PXP_NUM_ILT_RECORDS_BB,PXP_NUM_ILT_RECORDS_K2) 594316485Sdavidcs 595337517Sdavidcs#define PXP_NUM_ILT_RECORDS_E5 13664 596316485Sdavidcs 597337517Sdavidcs 598316485Sdavidcs// Host Interface 599337517Sdavidcs#define PXP_QUEUES_ZONE_MAX_NUM_E4 320 600337517Sdavidcs#define PXP_QUEUES_ZONE_MAX_NUM_E5 512 601316485Sdavidcs 602316485Sdavidcs 603316485Sdavidcs/*****************/ 604316485Sdavidcs/* PRM CONSTANTS */ 605316485Sdavidcs/*****************/ 606316485Sdavidcs#define PRM_DMA_PAD_BYTES_NUM 2 607316485Sdavidcs/*****************/ 608316485Sdavidcs/* SDMs CONSTANTS */ 609316485Sdavidcs/*****************/ 610316485Sdavidcs 611316485Sdavidcs 612316485Sdavidcs#define SDM_OP_GEN_TRIG_NONE 0 613316485Sdavidcs#define SDM_OP_GEN_TRIG_WAKE_THREAD 1 614316485Sdavidcs#define SDM_OP_GEN_TRIG_AGG_INT 2 615316485Sdavidcs#define SDM_OP_GEN_TRIG_LOADER 4 616316485Sdavidcs#define SDM_OP_GEN_TRIG_INDICATE_ERROR 6 617316485Sdavidcs#define SDM_OP_GEN_TRIG_INC_ORDER_CNT 9 618316485Sdavidcs 619316485Sdavidcs///////////////////////////////////////////////////////////// 620316485Sdavidcs// Completion types 621316485Sdavidcs///////////////////////////////////////////////////////////// 622316485Sdavidcs 623316485Sdavidcs#define SDM_COMP_TYPE_NONE 0 624316485Sdavidcs#define SDM_COMP_TYPE_WAKE_THREAD 1 625316485Sdavidcs#define SDM_COMP_TYPE_AGG_INT 2 626316485Sdavidcs#define SDM_COMP_TYPE_CM 3 // Send direct message to local CM and/or remote CMs. Destinations are defined by vector in CompParams. 627316485Sdavidcs#define SDM_COMP_TYPE_LOADER 4 628316485Sdavidcs#define SDM_COMP_TYPE_PXP 5 // Send direct message to PXP (like "internal write" command) to write to remote Storm RAM via remote SDM 629316485Sdavidcs#define SDM_COMP_TYPE_INDICATE_ERROR 6 // Indicate error per thread 630316485Sdavidcs#define SDM_COMP_TYPE_RELEASE_THREAD 7 // Obsolete in E5 631316485Sdavidcs#define SDM_COMP_TYPE_RAM 8 // Write to local RAM as a completion 632316485Sdavidcs#define SDM_COMP_TYPE_INC_ORDER_CNT 9 // Applicable only for E4 633316485Sdavidcs 634316485Sdavidcs/******************/ 635316485Sdavidcs/* PBF CONSTANTS */ 636316485Sdavidcs/******************/ 637316485Sdavidcs 638316485Sdavidcs/* Number of PBF command queue lines. Each line is 32B. */ 639320164Sdavidcs#define PBF_MAX_CMD_LINES_E4 3328 640320164Sdavidcs#define PBF_MAX_CMD_LINES_E5 5280 641316485Sdavidcs 642316485Sdavidcs/* Number of BTB blocks. Each block is 256B. */ 643316485Sdavidcs#define BTB_MAX_BLOCKS 1440 644316485Sdavidcs 645316485Sdavidcs/*****************/ 646316485Sdavidcs/* PRS CONSTANTS */ 647316485Sdavidcs/*****************/ 648316485Sdavidcs 649316485Sdavidcs#define PRS_GFT_CAM_LINES_NO_MATCH 31 650316485Sdavidcs 651316485Sdavidcs/* 652316485Sdavidcs * Interrupt coalescing TimeSet 653316485Sdavidcs */ 654316485Sdavidcsstruct coalescing_timeset 655316485Sdavidcs{ 656316485Sdavidcs u8 value; 657316485Sdavidcs#define COALESCING_TIMESET_TIMESET_MASK 0x7F /* Interrupt coalescing TimeSet (timeout_ticks = TimeSet shl (TimerRes+1)) */ 658316485Sdavidcs#define COALESCING_TIMESET_TIMESET_SHIFT 0 659316485Sdavidcs#define COALESCING_TIMESET_VALID_MASK 0x1 /* Only if this flag is set, timeset will take effect */ 660316485Sdavidcs#define COALESCING_TIMESET_VALID_SHIFT 7 661316485Sdavidcs}; 662316485Sdavidcs 663316485Sdavidcs 664316485Sdavidcsstruct common_queue_zone 665316485Sdavidcs{ 666316485Sdavidcs __le16 ring_drv_data_consumer; 667316485Sdavidcs __le16 reserved; 668316485Sdavidcs}; 669316485Sdavidcs 670316485Sdavidcs 671316485Sdavidcs/* 672316485Sdavidcs * ETH Rx producers data 673316485Sdavidcs */ 674316485Sdavidcsstruct eth_rx_prod_data 675316485Sdavidcs{ 676316485Sdavidcs __le16 bd_prod /* BD producer. */; 677316485Sdavidcs __le16 cqe_prod /* CQE producer. */; 678316485Sdavidcs}; 679316485Sdavidcs 680316485Sdavidcs 681337517Sdavidcsstruct tcp_ulp_connect_done_params 682316485Sdavidcs{ 683337517Sdavidcs __le16 mss; 684337517Sdavidcs u8 snd_wnd_scale; 685337517Sdavidcs u8 flags; 686337517Sdavidcs#define TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_MASK 0x1 687337517Sdavidcs#define TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_SHIFT 0 688337517Sdavidcs#define TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_MASK 0x7F 689337517Sdavidcs#define TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_SHIFT 1 690316485Sdavidcs}; 691316485Sdavidcs 692337517Sdavidcsstruct iscsi_connect_done_results 693316485Sdavidcs{ 694337517Sdavidcs __le16 icid /* Context ID of the connection */; 695337517Sdavidcs __le16 conn_id /* Driver connection ID */; 696337517Sdavidcs struct tcp_ulp_connect_done_params params /* decided tcp params after connect done */; 697316485Sdavidcs}; 698316485Sdavidcs 699337517Sdavidcs 700316485Sdavidcsstruct iscsi_eqe_data 701316485Sdavidcs{ 702337517Sdavidcs __le16 icid /* Context ID of the connection */; 703337517Sdavidcs __le16 conn_id /* Driver connection ID */; 704337517Sdavidcs __le16 reserved; 705316485Sdavidcs u8 error_code /* error code - relevant only if the opcode indicates its an error */; 706316485Sdavidcs u8 error_pdu_opcode_reserved; 707316485Sdavidcs#define ISCSI_EQE_DATA_ERROR_PDU_OPCODE_MASK 0x3F /* The processed PDUs opcode on which happened the error - updated for specific error codes, by defualt=0xFF */ 708316485Sdavidcs#define ISCSI_EQE_DATA_ERROR_PDU_OPCODE_SHIFT 0 709316485Sdavidcs#define ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_MASK 0x1 /* Indication for driver is the error_pdu_opcode field has valid value */ 710316485Sdavidcs#define ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_SHIFT 6 711316485Sdavidcs#define ISCSI_EQE_DATA_RESERVED0_MASK 0x1 712316485Sdavidcs#define ISCSI_EQE_DATA_RESERVED0_SHIFT 7 713316485Sdavidcs}; 714316485Sdavidcs 715316485Sdavidcs 716316485Sdavidcs/* 717316485Sdavidcs * Multi function mode 718316485Sdavidcs */ 719316485Sdavidcsenum mf_mode 720316485Sdavidcs{ 721316485Sdavidcs ERROR_MODE /* Unsupported mode */, 722316485Sdavidcs MF_OVLAN /* Multi function based on outer VLAN */, 723316485Sdavidcs MF_NPAR /* Multi function based on MAC address (NIC partitioning) */, 724316485Sdavidcs MAX_MF_MODE 725316485Sdavidcs}; 726316485Sdavidcs 727316485Sdavidcs 728316485Sdavidcs/* 729316485Sdavidcs * Per-protocol connection types 730316485Sdavidcs */ 731316485Sdavidcsenum protocol_type 732316485Sdavidcs{ 733316485Sdavidcs PROTOCOLID_ISCSI /* iSCSI */, 734316485Sdavidcs PROTOCOLID_FCOE /* FCoE */, 735316485Sdavidcs PROTOCOLID_ROCE /* RoCE */, 736316485Sdavidcs PROTOCOLID_CORE /* Core (light L2, slow path core) */, 737316485Sdavidcs PROTOCOLID_ETH /* Ethernet */, 738316485Sdavidcs PROTOCOLID_IWARP /* iWARP */, 739316485Sdavidcs PROTOCOLID_TOE /* TOE */, 740316485Sdavidcs PROTOCOLID_PREROCE /* Pre (tapeout) RoCE */, 741316485Sdavidcs PROTOCOLID_COMMON /* ProtocolCommon */, 742316485Sdavidcs PROTOCOLID_TCP /* TCP */, 743316485Sdavidcs MAX_PROTOCOL_TYPE 744316485Sdavidcs}; 745316485Sdavidcs 746316485Sdavidcs 747337517Sdavidcsstruct regpair 748337517Sdavidcs{ 749337517Sdavidcs __le32 lo /* low word for reg-pair */; 750337517Sdavidcs __le32 hi /* high word for reg-pair */; 751337517Sdavidcs}; 752316485Sdavidcs 753337517Sdavidcs/* 754337517Sdavidcs * RoCE Destroy Event Data 755337517Sdavidcs */ 756337517Sdavidcsstruct rdma_eqe_destroy_qp 757337517Sdavidcs{ 758337517Sdavidcs __le32 cid /* Dedicated field RoCE destroy QP event */; 759337517Sdavidcs u8 reserved[4]; 760337517Sdavidcs}; 761316485Sdavidcs 762316485Sdavidcs/* 763337517Sdavidcs * RDMA Event Data Union 764337517Sdavidcs */ 765337517Sdavidcsunion rdma_eqe_data 766337517Sdavidcs{ 767337517Sdavidcs struct regpair async_handle /* Host handle for the Async Completions */; 768337517Sdavidcs struct rdma_eqe_destroy_qp rdma_destroy_qp_data /* RoCE Destroy Event Data */; 769337517Sdavidcs}; 770337517Sdavidcs 771337517Sdavidcs 772337517Sdavidcs 773337517Sdavidcs 774337517Sdavidcs/* 775316485Sdavidcs * Ustorm Queue Zone 776316485Sdavidcs */ 777316485Sdavidcsstruct ustorm_eth_queue_zone 778316485Sdavidcs{ 779316485Sdavidcs struct coalescing_timeset int_coalescing_timeset /* Rx interrupt coalescing TimeSet */; 780316485Sdavidcs u8 reserved[3]; 781316485Sdavidcs}; 782316485Sdavidcs 783316485Sdavidcs 784316485Sdavidcsstruct ustorm_queue_zone 785316485Sdavidcs{ 786316485Sdavidcs struct ustorm_eth_queue_zone eth; 787316485Sdavidcs struct common_queue_zone common; 788316485Sdavidcs}; 789316485Sdavidcs 790316485Sdavidcs 791316485Sdavidcs/* 792316485Sdavidcs * status block structure 793316485Sdavidcs */ 794316485Sdavidcsstruct cau_pi_entry 795316485Sdavidcs{ 796316485Sdavidcs __le32 prod; 797316485Sdavidcs#define CAU_PI_ENTRY_PROD_VAL_MASK 0xFFFF /* A per protocol indexPROD value. */ 798316485Sdavidcs#define CAU_PI_ENTRY_PROD_VAL_SHIFT 0 799316485Sdavidcs#define CAU_PI_ENTRY_PI_TIMESET_MASK 0x7F /* This value determines the TimeSet that the PI is associated with */ 800316485Sdavidcs#define CAU_PI_ENTRY_PI_TIMESET_SHIFT 16 801316485Sdavidcs#define CAU_PI_ENTRY_FSM_SEL_MASK 0x1 /* Select the FSM within the SB */ 802316485Sdavidcs#define CAU_PI_ENTRY_FSM_SEL_SHIFT 23 803316485Sdavidcs#define CAU_PI_ENTRY_RESERVED_MASK 0xFF /* Select the FSM within the SB */ 804316485Sdavidcs#define CAU_PI_ENTRY_RESERVED_SHIFT 24 805316485Sdavidcs}; 806316485Sdavidcs 807316485Sdavidcs 808316485Sdavidcs/* 809316485Sdavidcs * status block structure 810316485Sdavidcs */ 811316485Sdavidcsstruct cau_sb_entry 812316485Sdavidcs{ 813316485Sdavidcs __le32 data; 814316485Sdavidcs#define CAU_SB_ENTRY_SB_PROD_MASK 0xFFFFFF /* The SB PROD index which is sent to the IGU. */ 815316485Sdavidcs#define CAU_SB_ENTRY_SB_PROD_SHIFT 0 816316485Sdavidcs#define CAU_SB_ENTRY_STATE0_MASK 0xF /* RX state */ 817316485Sdavidcs#define CAU_SB_ENTRY_STATE0_SHIFT 24 818316485Sdavidcs#define CAU_SB_ENTRY_STATE1_MASK 0xF /* TX state */ 819316485Sdavidcs#define CAU_SB_ENTRY_STATE1_SHIFT 28 820316485Sdavidcs __le32 params; 821316485Sdavidcs#define CAU_SB_ENTRY_SB_TIMESET0_MASK 0x7F /* Indicates the RX TimeSet that this SB is associated with. */ 822316485Sdavidcs#define CAU_SB_ENTRY_SB_TIMESET0_SHIFT 0 823316485Sdavidcs#define CAU_SB_ENTRY_SB_TIMESET1_MASK 0x7F /* Indicates the TX TimeSet that this SB is associated with. */ 824316485Sdavidcs#define CAU_SB_ENTRY_SB_TIMESET1_SHIFT 7 825316485Sdavidcs#define CAU_SB_ENTRY_TIMER_RES0_MASK 0x3 /* This value will determine the RX FSM timer resolution in ticks */ 826316485Sdavidcs#define CAU_SB_ENTRY_TIMER_RES0_SHIFT 14 827316485Sdavidcs#define CAU_SB_ENTRY_TIMER_RES1_MASK 0x3 /* This value will determine the TX FSM timer resolution in ticks */ 828316485Sdavidcs#define CAU_SB_ENTRY_TIMER_RES1_SHIFT 16 829316485Sdavidcs#define CAU_SB_ENTRY_VF_NUMBER_MASK 0xFF 830316485Sdavidcs#define CAU_SB_ENTRY_VF_NUMBER_SHIFT 18 831316485Sdavidcs#define CAU_SB_ENTRY_VF_VALID_MASK 0x1 832316485Sdavidcs#define CAU_SB_ENTRY_VF_VALID_SHIFT 26 833316485Sdavidcs#define CAU_SB_ENTRY_PF_NUMBER_MASK 0xF 834316485Sdavidcs#define CAU_SB_ENTRY_PF_NUMBER_SHIFT 27 835316485Sdavidcs#define CAU_SB_ENTRY_TPH_MASK 0x1 /* If set then indicates that the TPH STAG is equal to the SB number. Otherwise the STAG will be equal to all ones. */ 836316485Sdavidcs#define CAU_SB_ENTRY_TPH_SHIFT 31 837316485Sdavidcs}; 838316485Sdavidcs 839316485Sdavidcs 840316485Sdavidcs/* 841337517Sdavidcs * Igu cleanup bit values to distinguish between clean or producer consumer update. 842337517Sdavidcs */ 843337517Sdavidcsenum command_type_bit 844337517Sdavidcs{ 845337517Sdavidcs IGU_COMMAND_TYPE_NOP=0, 846337517Sdavidcs IGU_COMMAND_TYPE_SET=1, 847337517Sdavidcs MAX_COMMAND_TYPE_BIT 848337517Sdavidcs}; 849337517Sdavidcs 850337517Sdavidcs 851337517Sdavidcs/* 852316485Sdavidcs * core doorbell data 853316485Sdavidcs */ 854316485Sdavidcsstruct core_db_data 855316485Sdavidcs{ 856316485Sdavidcs u8 params; 857316485Sdavidcs#define CORE_DB_DATA_DEST_MASK 0x3 /* destination of doorbell (use enum db_dest) */ 858316485Sdavidcs#define CORE_DB_DATA_DEST_SHIFT 0 859316485Sdavidcs#define CORE_DB_DATA_AGG_CMD_MASK 0x3 /* aggregative command to CM (use enum db_agg_cmd_sel) */ 860316485Sdavidcs#define CORE_DB_DATA_AGG_CMD_SHIFT 2 861316485Sdavidcs#define CORE_DB_DATA_BYPASS_EN_MASK 0x1 /* enable QM bypass */ 862316485Sdavidcs#define CORE_DB_DATA_BYPASS_EN_SHIFT 4 863316485Sdavidcs#define CORE_DB_DATA_RESERVED_MASK 0x1 864316485Sdavidcs#define CORE_DB_DATA_RESERVED_SHIFT 5 865316485Sdavidcs#define CORE_DB_DATA_AGG_VAL_SEL_MASK 0x3 /* aggregative value selection */ 866316485Sdavidcs#define CORE_DB_DATA_AGG_VAL_SEL_SHIFT 6 867316485Sdavidcs u8 agg_flags /* bit for every DQ counter flags in CM context that DQ can increment */; 868316485Sdavidcs __le16 spq_prod; 869316485Sdavidcs}; 870316485Sdavidcs 871316485Sdavidcs 872316485Sdavidcs/* 873316485Sdavidcs * Enum of doorbell aggregative command selection 874316485Sdavidcs */ 875316485Sdavidcsenum db_agg_cmd_sel 876316485Sdavidcs{ 877316485Sdavidcs DB_AGG_CMD_NOP /* No operation */, 878316485Sdavidcs DB_AGG_CMD_SET /* Set the value */, 879316485Sdavidcs DB_AGG_CMD_ADD /* Add the value */, 880316485Sdavidcs DB_AGG_CMD_MAX /* Set max of current and new value */, 881316485Sdavidcs MAX_DB_AGG_CMD_SEL 882316485Sdavidcs}; 883316485Sdavidcs 884316485Sdavidcs 885316485Sdavidcs/* 886316485Sdavidcs * Enum of doorbell destination 887316485Sdavidcs */ 888316485Sdavidcsenum db_dest 889316485Sdavidcs{ 890316485Sdavidcs DB_DEST_XCM /* TX doorbell to XCM */, 891316485Sdavidcs DB_DEST_UCM /* RX doorbell to UCM */, 892316485Sdavidcs DB_DEST_TCM /* RX doorbell to TCM */, 893316485Sdavidcs DB_NUM_DESTINATIONS, 894316485Sdavidcs MAX_DB_DEST 895316485Sdavidcs}; 896316485Sdavidcs 897316485Sdavidcs 898316485Sdavidcs/* 899316485Sdavidcs * Enum of doorbell DPM types 900316485Sdavidcs */ 901316485Sdavidcsenum db_dpm_type 902316485Sdavidcs{ 903316485Sdavidcs DPM_LEGACY /* Legacy DPM- to Xstorm RAM */, 904316485Sdavidcs DPM_RDMA /* RDMA DPM (only RoCE in E4) - to NIG */, 905316485Sdavidcs DPM_L2_INLINE /* L2 DPM inline- to PBF, with packet data on doorbell */, 906316485Sdavidcs DPM_L2_BD /* L2 DPM with BD- to PBF, with TX BD data on doorbell */, 907316485Sdavidcs MAX_DB_DPM_TYPE 908316485Sdavidcs}; 909316485Sdavidcs 910316485Sdavidcs 911316485Sdavidcs/* 912316485Sdavidcs * Structure for doorbell data, in L2 DPM mode, for the first doorbell in a DPM burst 913316485Sdavidcs */ 914316485Sdavidcsstruct db_l2_dpm_data 915316485Sdavidcs{ 916316485Sdavidcs __le16 icid /* internal CID */; 917316485Sdavidcs __le16 bd_prod /* bd producer value to update */; 918316485Sdavidcs __le32 params; 919316485Sdavidcs#define DB_L2_DPM_DATA_SIZE_MASK 0x3F /* Size in QWORD-s of the DPM burst */ 920316485Sdavidcs#define DB_L2_DPM_DATA_SIZE_SHIFT 0 921316485Sdavidcs#define DB_L2_DPM_DATA_DPM_TYPE_MASK 0x3 /* Type of DPM transaction (DPM_L2_INLINE or DPM_L2_BD) (use enum db_dpm_type) */ 922316485Sdavidcs#define DB_L2_DPM_DATA_DPM_TYPE_SHIFT 6 923316485Sdavidcs#define DB_L2_DPM_DATA_NUM_BDS_MASK 0xFF /* number of BD-s */ 924316485Sdavidcs#define DB_L2_DPM_DATA_NUM_BDS_SHIFT 8 925316485Sdavidcs#define DB_L2_DPM_DATA_PKT_SIZE_MASK 0x7FF /* size of the packet to be transmitted in bytes */ 926316485Sdavidcs#define DB_L2_DPM_DATA_PKT_SIZE_SHIFT 16 927316485Sdavidcs#define DB_L2_DPM_DATA_RESERVED0_MASK 0x1 928316485Sdavidcs#define DB_L2_DPM_DATA_RESERVED0_SHIFT 27 929316485Sdavidcs#define DB_L2_DPM_DATA_SGE_NUM_MASK 0x7 /* In DPM_L2_BD mode: the number of SGE-s */ 930316485Sdavidcs#define DB_L2_DPM_DATA_SGE_NUM_SHIFT 28 931316485Sdavidcs#define DB_L2_DPM_DATA_GFS_SRC_EN_MASK 0x1 /* Flag indicating whether to enable GFS search */ 932316485Sdavidcs#define DB_L2_DPM_DATA_GFS_SRC_EN_SHIFT 31 933316485Sdavidcs}; 934316485Sdavidcs 935316485Sdavidcs 936316485Sdavidcs/* 937316485Sdavidcs * Structure for SGE in a DPM doorbell of type DPM_L2_BD 938316485Sdavidcs */ 939316485Sdavidcsstruct db_l2_dpm_sge 940316485Sdavidcs{ 941316485Sdavidcs struct regpair addr /* Single continuous buffer */; 942316485Sdavidcs __le16 nbytes /* Number of bytes in this BD. */; 943316485Sdavidcs __le16 bitfields; 944316485Sdavidcs#define DB_L2_DPM_SGE_TPH_ST_INDEX_MASK 0x1FF /* The TPH STAG index value */ 945316485Sdavidcs#define DB_L2_DPM_SGE_TPH_ST_INDEX_SHIFT 0 946316485Sdavidcs#define DB_L2_DPM_SGE_RESERVED0_MASK 0x3 947316485Sdavidcs#define DB_L2_DPM_SGE_RESERVED0_SHIFT 9 948316485Sdavidcs#define DB_L2_DPM_SGE_ST_VALID_MASK 0x1 /* Indicate if ST hint is requested or not */ 949316485Sdavidcs#define DB_L2_DPM_SGE_ST_VALID_SHIFT 11 950316485Sdavidcs#define DB_L2_DPM_SGE_RESERVED1_MASK 0xF 951316485Sdavidcs#define DB_L2_DPM_SGE_RESERVED1_SHIFT 12 952316485Sdavidcs __le32 reserved2; 953316485Sdavidcs}; 954316485Sdavidcs 955316485Sdavidcs 956316485Sdavidcs/* 957316485Sdavidcs * Structure for doorbell address, in legacy mode 958316485Sdavidcs */ 959316485Sdavidcsstruct db_legacy_addr 960316485Sdavidcs{ 961316485Sdavidcs __le32 addr; 962316485Sdavidcs#define DB_LEGACY_ADDR_RESERVED0_MASK 0x3 963316485Sdavidcs#define DB_LEGACY_ADDR_RESERVED0_SHIFT 0 964316485Sdavidcs#define DB_LEGACY_ADDR_DEMS_MASK 0x7 /* doorbell extraction mode specifier- 0 if not used */ 965316485Sdavidcs#define DB_LEGACY_ADDR_DEMS_SHIFT 2 966316485Sdavidcs#define DB_LEGACY_ADDR_ICID_MASK 0x7FFFFFF /* internal CID */ 967316485Sdavidcs#define DB_LEGACY_ADDR_ICID_SHIFT 5 968316485Sdavidcs}; 969316485Sdavidcs 970316485Sdavidcs 971316485Sdavidcs/* 972316485Sdavidcs * Structure for doorbell address, in PWM mode 973316485Sdavidcs */ 974316485Sdavidcsstruct db_pwm_addr 975316485Sdavidcs{ 976316485Sdavidcs __le32 addr; 977316485Sdavidcs#define DB_PWM_ADDR_RESERVED0_MASK 0x7 978316485Sdavidcs#define DB_PWM_ADDR_RESERVED0_SHIFT 0 979316485Sdavidcs#define DB_PWM_ADDR_OFFSET_MASK 0x7F /* Offset in PWM address space */ 980316485Sdavidcs#define DB_PWM_ADDR_OFFSET_SHIFT 3 981316485Sdavidcs#define DB_PWM_ADDR_WID_MASK 0x3 /* Window ID */ 982316485Sdavidcs#define DB_PWM_ADDR_WID_SHIFT 10 983316485Sdavidcs#define DB_PWM_ADDR_DPI_MASK 0xFFFF /* Doorbell page ID */ 984316485Sdavidcs#define DB_PWM_ADDR_DPI_SHIFT 12 985316485Sdavidcs#define DB_PWM_ADDR_RESERVED1_MASK 0xF 986316485Sdavidcs#define DB_PWM_ADDR_RESERVED1_SHIFT 28 987316485Sdavidcs}; 988316485Sdavidcs 989316485Sdavidcs 990316485Sdavidcs/* 991316485Sdavidcs * Parameters to RDMA firmware, passed in EDPM doorbell 992316485Sdavidcs */ 993316485Sdavidcsstruct db_rdma_dpm_params 994316485Sdavidcs{ 995316485Sdavidcs __le32 params; 996316485Sdavidcs#define DB_RDMA_DPM_PARAMS_SIZE_MASK 0x3F /* Size in QWORD-s of the DPM burst */ 997316485Sdavidcs#define DB_RDMA_DPM_PARAMS_SIZE_SHIFT 0 998316485Sdavidcs#define DB_RDMA_DPM_PARAMS_DPM_TYPE_MASK 0x3 /* Type of DPM transacation (DPM_RDMA) (use enum db_dpm_type) */ 999316485Sdavidcs#define DB_RDMA_DPM_PARAMS_DPM_TYPE_SHIFT 6 1000316485Sdavidcs#define DB_RDMA_DPM_PARAMS_OPCODE_MASK 0xFF /* opcode for RDMA operation */ 1001316485Sdavidcs#define DB_RDMA_DPM_PARAMS_OPCODE_SHIFT 8 1002316485Sdavidcs#define DB_RDMA_DPM_PARAMS_WQE_SIZE_MASK 0x7FF /* the size of the WQE payload in bytes */ 1003316485Sdavidcs#define DB_RDMA_DPM_PARAMS_WQE_SIZE_SHIFT 16 1004316485Sdavidcs#define DB_RDMA_DPM_PARAMS_RESERVED0_MASK 0x1 1005316485Sdavidcs#define DB_RDMA_DPM_PARAMS_RESERVED0_SHIFT 27 1006316485Sdavidcs#define DB_RDMA_DPM_PARAMS_COMPLETION_FLG_MASK 0x1 /* RoCE completion flag */ 1007316485Sdavidcs#define DB_RDMA_DPM_PARAMS_COMPLETION_FLG_SHIFT 28 1008316485Sdavidcs#define DB_RDMA_DPM_PARAMS_S_FLG_MASK 0x1 /* RoCE S flag */ 1009316485Sdavidcs#define DB_RDMA_DPM_PARAMS_S_FLG_SHIFT 29 1010316485Sdavidcs#define DB_RDMA_DPM_PARAMS_RESERVED1_MASK 0x1 1011316485Sdavidcs#define DB_RDMA_DPM_PARAMS_RESERVED1_SHIFT 30 1012316485Sdavidcs#define DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_MASK 0x1 /* Connection type is iWARP */ 1013316485Sdavidcs#define DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_SHIFT 31 1014316485Sdavidcs}; 1015316485Sdavidcs 1016316485Sdavidcs/* 1017316485Sdavidcs * Structure for doorbell data, in RDMA DPM mode, for the first doorbell in a DPM burst 1018316485Sdavidcs */ 1019316485Sdavidcsstruct db_rdma_dpm_data 1020316485Sdavidcs{ 1021316485Sdavidcs __le16 icid /* internal CID */; 1022316485Sdavidcs __le16 prod_val /* aggregated value to update */; 1023320164Sdavidcs struct db_rdma_dpm_params params /* parametes passed to RDMA firmware */; 1024316485Sdavidcs}; 1025316485Sdavidcs 1026316485Sdavidcs 1027316485Sdavidcs 1028316485Sdavidcs/* 1029316485Sdavidcs * Igu interrupt command 1030316485Sdavidcs */ 1031316485Sdavidcsenum igu_int_cmd 1032316485Sdavidcs{ 1033316485Sdavidcs IGU_INT_ENABLE=0, 1034316485Sdavidcs IGU_INT_DISABLE=1, 1035316485Sdavidcs IGU_INT_NOP=2, 1036316485Sdavidcs IGU_INT_NOP2=3, 1037316485Sdavidcs MAX_IGU_INT_CMD 1038316485Sdavidcs}; 1039316485Sdavidcs 1040316485Sdavidcs 1041316485Sdavidcs/* 1042316485Sdavidcs * IGU producer or consumer update command 1043316485Sdavidcs */ 1044316485Sdavidcsstruct igu_prod_cons_update 1045316485Sdavidcs{ 1046316485Sdavidcs __le32 sb_id_and_flags; 1047316485Sdavidcs#define IGU_PROD_CONS_UPDATE_SB_INDEX_MASK 0xFFFFFF 1048316485Sdavidcs#define IGU_PROD_CONS_UPDATE_SB_INDEX_SHIFT 0 1049316485Sdavidcs#define IGU_PROD_CONS_UPDATE_UPDATE_FLAG_MASK 0x1 1050316485Sdavidcs#define IGU_PROD_CONS_UPDATE_UPDATE_FLAG_SHIFT 24 1051316485Sdavidcs#define IGU_PROD_CONS_UPDATE_ENABLE_INT_MASK 0x3 /* interrupt enable/disable/nop (use enum igu_int_cmd) */ 1052316485Sdavidcs#define IGU_PROD_CONS_UPDATE_ENABLE_INT_SHIFT 25 1053316485Sdavidcs#define IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_MASK 0x1 /* (use enum igu_seg_access) */ 1054316485Sdavidcs#define IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_SHIFT 27 1055316485Sdavidcs#define IGU_PROD_CONS_UPDATE_TIMER_MASK_MASK 0x1 1056316485Sdavidcs#define IGU_PROD_CONS_UPDATE_TIMER_MASK_SHIFT 28 1057316485Sdavidcs#define IGU_PROD_CONS_UPDATE_RESERVED0_MASK 0x3 1058316485Sdavidcs#define IGU_PROD_CONS_UPDATE_RESERVED0_SHIFT 29 1059316485Sdavidcs#define IGU_PROD_CONS_UPDATE_COMMAND_TYPE_MASK 0x1 /* must always be set cleared (use enum command_type_bit) */ 1060316485Sdavidcs#define IGU_PROD_CONS_UPDATE_COMMAND_TYPE_SHIFT 31 1061316485Sdavidcs __le32 reserved1; 1062316485Sdavidcs}; 1063316485Sdavidcs 1064316485Sdavidcs 1065316485Sdavidcs/* 1066316485Sdavidcs * Igu segments access for default status block only 1067316485Sdavidcs */ 1068316485Sdavidcsenum igu_seg_access 1069316485Sdavidcs{ 1070316485Sdavidcs IGU_SEG_ACCESS_REG=0, 1071316485Sdavidcs IGU_SEG_ACCESS_ATTN=1, 1072316485Sdavidcs MAX_IGU_SEG_ACCESS 1073316485Sdavidcs}; 1074316485Sdavidcs 1075316485Sdavidcs 1076316485Sdavidcs/* 1077320164Sdavidcs * Enumeration for L3 type field of parsing_and_err_flags. L3Type: 0 - unknown (not ip) ,1 - Ipv4, 2 - Ipv6 (this field can be filled according to the last-ethertype) 1078316485Sdavidcs */ 1079316485Sdavidcsenum l3_type 1080316485Sdavidcs{ 1081320164Sdavidcs e_l3_type_unknown, 1082320164Sdavidcs e_l3_type_ipv4, 1083320164Sdavidcs e_l3_type_ipv6, 1084316485Sdavidcs MAX_L3_TYPE 1085316485Sdavidcs}; 1086316485Sdavidcs 1087316485Sdavidcs 1088316485Sdavidcs/* 1089320164Sdavidcs * Enumeration for l4Protocol field of parsing_and_err_flags. L4-protocol 0 - none, 1 - TCP, 2- UDP. if the packet is IPv4 fragment, and its not the first fragment, the protocol-type should be set to none. 1090316485Sdavidcs */ 1091316485Sdavidcsenum l4_protocol 1092316485Sdavidcs{ 1093320164Sdavidcs e_l4_protocol_none, 1094320164Sdavidcs e_l4_protocol_tcp, 1095320164Sdavidcs e_l4_protocol_udp, 1096316485Sdavidcs MAX_L4_PROTOCOL 1097316485Sdavidcs}; 1098316485Sdavidcs 1099316485Sdavidcs 1100316485Sdavidcs/* 1101316485Sdavidcs * Parsing and error flags field. 1102316485Sdavidcs */ 1103316485Sdavidcsstruct parsing_and_err_flags 1104316485Sdavidcs{ 1105316485Sdavidcs __le16 flags; 1106316485Sdavidcs#define PARSING_AND_ERR_FLAGS_L3TYPE_MASK 0x3 /* L3Type: 0 - unknown (not ip) ,1 - Ipv4, 2 - Ipv6 (this field can be filled according to the last-ethertype) (use enum l3_type) */ 1107316485Sdavidcs#define PARSING_AND_ERR_FLAGS_L3TYPE_SHIFT 0 1108316485Sdavidcs#define PARSING_AND_ERR_FLAGS_L4PROTOCOL_MASK 0x3 /* L4-protocol 0 - none, 1 - TCP, 2- UDP. if the packet is IPv4 fragment, and its not the first fragment, the protocol-type should be set to none. (use enum l4_protocol) */ 1109316485Sdavidcs#define PARSING_AND_ERR_FLAGS_L4PROTOCOL_SHIFT 2 1110320164Sdavidcs#define PARSING_AND_ERR_FLAGS_IPV4FRAG_MASK 0x1 /* Set if the packet is IPv4/IPv6 fragment. */ 1111316485Sdavidcs#define PARSING_AND_ERR_FLAGS_IPV4FRAG_SHIFT 4 1112320164Sdavidcs#define PARSING_AND_ERR_FLAGS_TAG8021QEXIST_MASK 0x1 /* corresponds to the same 8021q tag that is selected for 8021q-tag fiel. This flag should be set if the tag appears in the packet, regardless of its value. */ 1113316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TAG8021QEXIST_SHIFT 5 1114320164Sdavidcs#define PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_MASK 0x1 /* Set if L4 checksum was calculated. taken from the EOP descriptor. */ 1115316485Sdavidcs#define PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_SHIFT 6 1116316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TIMESYNCPKT_MASK 0x1 /* Set for PTP packet. */ 1117316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TIMESYNCPKT_SHIFT 7 1118316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_MASK 0x1 /* Set if PTP timestamp recorded. */ 1119316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_SHIFT 8 1120316485Sdavidcs#define PARSING_AND_ERR_FLAGS_IPHDRERROR_MASK 0x1 /* Set if either version-mismatch or hdr-len-error or ipv4-cksm is set or ipv6 ver mismatch */ 1121316485Sdavidcs#define PARSING_AND_ERR_FLAGS_IPHDRERROR_SHIFT 9 1122316485Sdavidcs#define PARSING_AND_ERR_FLAGS_L4CHKSMERROR_MASK 0x1 /* Set if L4 checksum validation failed. Valid only if L4 checksum was calculated. */ 1123316485Sdavidcs#define PARSING_AND_ERR_FLAGS_L4CHKSMERROR_SHIFT 10 1124316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNELEXIST_MASK 0x1 /* Set if GRE/VXLAN/GENEVE tunnel detected. */ 1125316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNELEXIST_SHIFT 11 1126320164Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_MASK 0x1 /* This flag should be set if the tag appears in the packet tunnel header, regardless of its value.. */ 1127316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_SHIFT 12 1128316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_MASK 0x1 /* Set if either tunnel-ipv4-version-mismatch or tunnel-ipv4-hdr-len-error or tunnel-ipv4-cksm is set or tunneling ipv6 ver mismatch */ 1129316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_SHIFT 13 1130320164Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_MASK 0x1 /* taken from the EOP descriptor. */ 1131316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_SHIFT 14 1132316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_MASK 0x1 /* Set if tunnel L4 checksum validation failed. Valid only if tunnel L4 checksum was calculated. */ 1133316485Sdavidcs#define PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_SHIFT 15 1134316485Sdavidcs}; 1135316485Sdavidcs 1136316485Sdavidcs 1137316485Sdavidcs/* 1138316485Sdavidcs * Parsing error flags bitmap. 1139316485Sdavidcs */ 1140316485Sdavidcsstruct parsing_err_flags 1141316485Sdavidcs{ 1142316485Sdavidcs __le16 flags; 1143316485Sdavidcs#define PARSING_ERR_FLAGS_MAC_ERROR_MASK 0x1 /* MAC error indication */ 1144316485Sdavidcs#define PARSING_ERR_FLAGS_MAC_ERROR_SHIFT 0 1145316485Sdavidcs#define PARSING_ERR_FLAGS_TRUNC_ERROR_MASK 0x1 /* truncation error indication */ 1146316485Sdavidcs#define PARSING_ERR_FLAGS_TRUNC_ERROR_SHIFT 1 1147316485Sdavidcs#define PARSING_ERR_FLAGS_PKT_TOO_SMALL_MASK 0x1 /* packet too small indication */ 1148316485Sdavidcs#define PARSING_ERR_FLAGS_PKT_TOO_SMALL_SHIFT 2 1149316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_MASK 0x1 /* Header Missing Tag */ 1150316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_SHIFT 3 1151316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_MASK 0x1 /* from frame cracker output */ 1152316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_SHIFT 4 1153316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_MASK 0x1 /* from frame cracker output */ 1154316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_SHIFT 5 1155316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_MASK 0x1 /* set this error if: 1. total-len is smaller than hdr-len 2. total-ip-len indicates number that is bigger than real packet length 3. tunneling: total-ip-length of the outer header points to offset that is smaller than the one pointed to by the total-ip-len of the inner hdr. */ 1156316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_SHIFT 6 1157316485Sdavidcs#define PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_MASK 0x1 /* from frame cracker output */ 1158316485Sdavidcs#define PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_SHIFT 7 1159316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_MASK 0x1 /* from frame cracker output. for either TCP or UDP */ 1160316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_SHIFT 8 1161316485Sdavidcs#define PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_MASK 0x1 /* from frame cracker output */ 1162316485Sdavidcs#define PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_SHIFT 9 1163316485Sdavidcs#define PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_MASK 0x1 /* cksm calculated and value isnt 0xffff or L4-cksm-wasnt-calculated for any reason, like: udp/ipv4 checksum is 0 etc. */ 1164316485Sdavidcs#define PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_SHIFT 10 1165316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_MASK 0x1 /* from frame cracker output */ 1166316485Sdavidcs#define PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_SHIFT 11 1167316485Sdavidcs#define PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_MASK 0x1 /* from frame cracker output */ 1168316485Sdavidcs#define PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_SHIFT 12 1169316485Sdavidcs#define PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_MASK 0x1 /* set if geneve option size was over 32 byte */ 1170316485Sdavidcs#define PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_SHIFT 13 1171316485Sdavidcs#define PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_MASK 0x1 /* from frame cracker output */ 1172316485Sdavidcs#define PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_SHIFT 14 1173316485Sdavidcs#define PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_MASK 0x1 /* from frame cracker output */ 1174316485Sdavidcs#define PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_SHIFT 15 1175316485Sdavidcs}; 1176316485Sdavidcs 1177316485Sdavidcs 1178316485Sdavidcs/* 1179316485Sdavidcs * Pb context 1180316485Sdavidcs */ 1181316485Sdavidcsstruct pb_context 1182316485Sdavidcs{ 1183316485Sdavidcs __le32 crc[4]; 1184316485Sdavidcs}; 1185316485Sdavidcs 1186316485Sdavidcs 1187316485Sdavidcs/* 1188316485Sdavidcs * Concrete Function ID. 1189316485Sdavidcs */ 1190316485Sdavidcsstruct pxp_concrete_fid 1191316485Sdavidcs{ 1192316485Sdavidcs __le16 fid; 1193316485Sdavidcs#define PXP_CONCRETE_FID_PFID_MASK 0xF /* Parent PFID */ 1194316485Sdavidcs#define PXP_CONCRETE_FID_PFID_SHIFT 0 1195316485Sdavidcs#define PXP_CONCRETE_FID_PORT_MASK 0x3 /* port number */ 1196316485Sdavidcs#define PXP_CONCRETE_FID_PORT_SHIFT 4 1197316485Sdavidcs#define PXP_CONCRETE_FID_PATH_MASK 0x1 /* path number */ 1198316485Sdavidcs#define PXP_CONCRETE_FID_PATH_SHIFT 6 1199316485Sdavidcs#define PXP_CONCRETE_FID_VFVALID_MASK 0x1 1200316485Sdavidcs#define PXP_CONCRETE_FID_VFVALID_SHIFT 7 1201316485Sdavidcs#define PXP_CONCRETE_FID_VFID_MASK 0xFF 1202316485Sdavidcs#define PXP_CONCRETE_FID_VFID_SHIFT 8 1203316485Sdavidcs}; 1204316485Sdavidcs 1205316485Sdavidcs 1206316485Sdavidcs/* 1207316485Sdavidcs * Concrete Function ID. 1208316485Sdavidcs */ 1209316485Sdavidcsstruct pxp_pretend_concrete_fid 1210316485Sdavidcs{ 1211316485Sdavidcs __le16 fid; 1212316485Sdavidcs#define PXP_PRETEND_CONCRETE_FID_PFID_MASK 0xF /* Parent PFID */ 1213316485Sdavidcs#define PXP_PRETEND_CONCRETE_FID_PFID_SHIFT 0 1214316485Sdavidcs#define PXP_PRETEND_CONCRETE_FID_RESERVED_MASK 0x7 /* port number. Only when part of ME register. */ 1215316485Sdavidcs#define PXP_PRETEND_CONCRETE_FID_RESERVED_SHIFT 4 1216316485Sdavidcs#define PXP_PRETEND_CONCRETE_FID_VFVALID_MASK 0x1 1217316485Sdavidcs#define PXP_PRETEND_CONCRETE_FID_VFVALID_SHIFT 7 1218316485Sdavidcs#define PXP_PRETEND_CONCRETE_FID_VFID_MASK 0xFF 1219316485Sdavidcs#define PXP_PRETEND_CONCRETE_FID_VFID_SHIFT 8 1220316485Sdavidcs}; 1221316485Sdavidcs 1222316485Sdavidcs/* 1223316485Sdavidcs * Function ID. 1224316485Sdavidcs */ 1225316485Sdavidcsunion pxp_pretend_fid 1226316485Sdavidcs{ 1227316485Sdavidcs struct pxp_pretend_concrete_fid concrete_fid; 1228316485Sdavidcs __le16 opaque_fid; 1229316485Sdavidcs}; 1230316485Sdavidcs 1231316485Sdavidcs/* 1232316485Sdavidcs * Pxp Pretend Command Register. 1233316485Sdavidcs */ 1234316485Sdavidcsstruct pxp_pretend_cmd 1235316485Sdavidcs{ 1236316485Sdavidcs union pxp_pretend_fid fid; 1237316485Sdavidcs __le16 control; 1238316485Sdavidcs#define PXP_PRETEND_CMD_PATH_MASK 0x1 1239316485Sdavidcs#define PXP_PRETEND_CMD_PATH_SHIFT 0 1240316485Sdavidcs#define PXP_PRETEND_CMD_USE_PORT_MASK 0x1 1241316485Sdavidcs#define PXP_PRETEND_CMD_USE_PORT_SHIFT 1 1242316485Sdavidcs#define PXP_PRETEND_CMD_PORT_MASK 0x3 1243316485Sdavidcs#define PXP_PRETEND_CMD_PORT_SHIFT 2 1244316485Sdavidcs#define PXP_PRETEND_CMD_RESERVED0_MASK 0xF 1245316485Sdavidcs#define PXP_PRETEND_CMD_RESERVED0_SHIFT 4 1246316485Sdavidcs#define PXP_PRETEND_CMD_RESERVED1_MASK 0xF 1247316485Sdavidcs#define PXP_PRETEND_CMD_RESERVED1_SHIFT 8 1248316485Sdavidcs#define PXP_PRETEND_CMD_PRETEND_PATH_MASK 0x1 /* is pretend mode? */ 1249316485Sdavidcs#define PXP_PRETEND_CMD_PRETEND_PATH_SHIFT 12 1250316485Sdavidcs#define PXP_PRETEND_CMD_PRETEND_PORT_MASK 0x1 /* is pretend mode? */ 1251316485Sdavidcs#define PXP_PRETEND_CMD_PRETEND_PORT_SHIFT 13 1252316485Sdavidcs#define PXP_PRETEND_CMD_PRETEND_FUNCTION_MASK 0x1 /* is pretend mode? */ 1253316485Sdavidcs#define PXP_PRETEND_CMD_PRETEND_FUNCTION_SHIFT 14 1254316485Sdavidcs#define PXP_PRETEND_CMD_IS_CONCRETE_MASK 0x1 /* is fid concrete? */ 1255316485Sdavidcs#define PXP_PRETEND_CMD_IS_CONCRETE_SHIFT 15 1256316485Sdavidcs}; 1257316485Sdavidcs 1258316485Sdavidcs 1259316485Sdavidcs 1260316485Sdavidcs 1261316485Sdavidcs/* 1262316485Sdavidcs * PTT Record in PXP Admin Window. 1263316485Sdavidcs */ 1264316485Sdavidcsstruct pxp_ptt_entry 1265316485Sdavidcs{ 1266316485Sdavidcs __le32 offset; 1267316485Sdavidcs#define PXP_PTT_ENTRY_OFFSET_MASK 0x7FFFFF 1268316485Sdavidcs#define PXP_PTT_ENTRY_OFFSET_SHIFT 0 1269316485Sdavidcs#define PXP_PTT_ENTRY_RESERVED0_MASK 0x1FF 1270316485Sdavidcs#define PXP_PTT_ENTRY_RESERVED0_SHIFT 23 1271316485Sdavidcs struct pxp_pretend_cmd pretend; 1272316485Sdavidcs}; 1273316485Sdavidcs 1274316485Sdavidcs 1275316485Sdavidcs/* 1276316485Sdavidcs * VF Zone A Permission Register. 1277316485Sdavidcs */ 1278316485Sdavidcsstruct pxp_vf_zone_a_permission 1279316485Sdavidcs{ 1280316485Sdavidcs __le32 control; 1281316485Sdavidcs#define PXP_VF_ZONE_A_PERMISSION_VFID_MASK 0xFF 1282316485Sdavidcs#define PXP_VF_ZONE_A_PERMISSION_VFID_SHIFT 0 1283316485Sdavidcs#define PXP_VF_ZONE_A_PERMISSION_VALID_MASK 0x1 1284316485Sdavidcs#define PXP_VF_ZONE_A_PERMISSION_VALID_SHIFT 8 1285316485Sdavidcs#define PXP_VF_ZONE_A_PERMISSION_RESERVED0_MASK 0x7F 1286316485Sdavidcs#define PXP_VF_ZONE_A_PERMISSION_RESERVED0_SHIFT 9 1287316485Sdavidcs#define PXP_VF_ZONE_A_PERMISSION_RESERVED1_MASK 0xFFFF 1288316485Sdavidcs#define PXP_VF_ZONE_A_PERMISSION_RESERVED1_SHIFT 16 1289316485Sdavidcs}; 1290316485Sdavidcs 1291316485Sdavidcs 1292316485Sdavidcs/* 1293316485Sdavidcs * Rdif context 1294316485Sdavidcs */ 1295316485Sdavidcsstruct rdif_task_context 1296316485Sdavidcs{ 1297337517Sdavidcs __le32 initial_ref_tag; 1298337517Sdavidcs __le16 app_tag_value; 1299337517Sdavidcs __le16 app_tag_mask; 1300316485Sdavidcs u8 flags0; 1301337517Sdavidcs#define RDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK 0x1 1302337517Sdavidcs#define RDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT 0 1303337517Sdavidcs#define RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK 0x1 1304337517Sdavidcs#define RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT 1 1305337517Sdavidcs#define RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK 0x1 /* 0 = IP checksum, 1 = CRC */ 1306337517Sdavidcs#define RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT 2 1307337517Sdavidcs#define RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK 0x1 1308337517Sdavidcs#define RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT 3 1309337517Sdavidcs#define RDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK 0x3 /* 1/2/3 - Protection Type */ 1310337517Sdavidcs#define RDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT 4 1311337517Sdavidcs#define RDIF_TASK_CONTEXT_CRC_SEED_MASK 0x1 /* 0=0x0000, 1=0xffff */ 1312337517Sdavidcs#define RDIF_TASK_CONTEXT_CRC_SEED_SHIFT 6 1313337517Sdavidcs#define RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK 0x1 /* Keep reference tag constant */ 1314337517Sdavidcs#define RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT 7 1315337517Sdavidcs u8 partial_dif_data[7]; 1316337517Sdavidcs __le16 partial_crc_value; 1317337517Sdavidcs __le16 partial_checksum_value; 1318337517Sdavidcs __le32 offset_in_io; 1319316485Sdavidcs __le16 flags1; 1320337517Sdavidcs#define RDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK 0x1 1321337517Sdavidcs#define RDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT 0 1322337517Sdavidcs#define RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK 0x1 1323337517Sdavidcs#define RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT 1 1324337517Sdavidcs#define RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK 0x1 1325337517Sdavidcs#define RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT 2 1326337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_GUARD_MASK 0x1 1327337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT 3 1328337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK 0x1 1329337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT 4 1330337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK 0x1 1331337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT 5 1332337517Sdavidcs#define RDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK 0x7 /* 0=512B, 1=1KB, 2=2KB, 3=4KB, 4=8KB */ 1333337517Sdavidcs#define RDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT 6 1334337517Sdavidcs#define RDIF_TASK_CONTEXT_HOST_INTERFACE_MASK 0x3 /* 0=None, 1=DIF, 2=DIX */ 1335337517Sdavidcs#define RDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT 9 1336337517Sdavidcs#define RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK 0x1 /* DIF tag right at the beginning of DIF interval */ 1337337517Sdavidcs#define RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT 11 1338337517Sdavidcs#define RDIF_TASK_CONTEXT_RESERVED0_MASK 0x1 1339337517Sdavidcs#define RDIF_TASK_CONTEXT_RESERVED0_SHIFT 12 1340337517Sdavidcs#define RDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK 0x1 /* 0=None, 1=DIF */ 1341337517Sdavidcs#define RDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT 13 1342337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK 0x1 /* Forward application tag with mask */ 1343337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT 14 1344337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK 0x1 /* Forward reference tag with mask */ 1345337517Sdavidcs#define RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT 15 1346316485Sdavidcs __le16 state; 1347337517Sdavidcs#define RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_MASK 0xF 1348337517Sdavidcs#define RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_SHIFT 0 1349337517Sdavidcs#define RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_MASK 0xF 1350337517Sdavidcs#define RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_SHIFT 4 1351337517Sdavidcs#define RDIF_TASK_CONTEXT_ERROR_IN_IO_MASK 0x1 1352337517Sdavidcs#define RDIF_TASK_CONTEXT_ERROR_IN_IO_SHIFT 8 1353337517Sdavidcs#define RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_MASK 0x1 1354337517Sdavidcs#define RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_SHIFT 9 1355337517Sdavidcs#define RDIF_TASK_CONTEXT_REF_TAG_MASK_MASK 0xF /* mask for refernce tag handling */ 1356337517Sdavidcs#define RDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT 10 1357337517Sdavidcs#define RDIF_TASK_CONTEXT_RESERVED1_MASK 0x3 1358337517Sdavidcs#define RDIF_TASK_CONTEXT_RESERVED1_SHIFT 14 1359316485Sdavidcs __le32 reserved2; 1360316485Sdavidcs}; 1361316485Sdavidcs 1362316485Sdavidcs 1363316485Sdavidcs 1364316485Sdavidcs/* 1365316485Sdavidcs * status block structure 1366316485Sdavidcs */ 1367320164Sdavidcsstruct status_block_e4 1368316485Sdavidcs{ 1369320164Sdavidcs __le16 pi_array[PIS_PER_SB_E4]; 1370316485Sdavidcs __le32 sb_num; 1371320164Sdavidcs#define STATUS_BLOCK_E4_SB_NUM_MASK 0x1FF 1372320164Sdavidcs#define STATUS_BLOCK_E4_SB_NUM_SHIFT 0 1373320164Sdavidcs#define STATUS_BLOCK_E4_ZERO_PAD_MASK 0x7F 1374320164Sdavidcs#define STATUS_BLOCK_E4_ZERO_PAD_SHIFT 9 1375320164Sdavidcs#define STATUS_BLOCK_E4_ZERO_PAD2_MASK 0xFFFF 1376320164Sdavidcs#define STATUS_BLOCK_E4_ZERO_PAD2_SHIFT 16 1377316485Sdavidcs __le32 prod_index; 1378320164Sdavidcs#define STATUS_BLOCK_E4_PROD_INDEX_MASK 0xFFFFFF 1379320164Sdavidcs#define STATUS_BLOCK_E4_PROD_INDEX_SHIFT 0 1380320164Sdavidcs#define STATUS_BLOCK_E4_ZERO_PAD3_MASK 0xFF 1381320164Sdavidcs#define STATUS_BLOCK_E4_ZERO_PAD3_SHIFT 24 1382316485Sdavidcs}; 1383316485Sdavidcs 1384316485Sdavidcs 1385316485Sdavidcs/* 1386320164Sdavidcs * status block structure 1387320164Sdavidcs */ 1388320164Sdavidcsstruct status_block_e5 1389320164Sdavidcs{ 1390320164Sdavidcs __le16 pi_array[PIS_PER_SB_E5]; 1391320164Sdavidcs __le32 sb_num; 1392320164Sdavidcs#define STATUS_BLOCK_E5_SB_NUM_MASK 0x1FF 1393320164Sdavidcs#define STATUS_BLOCK_E5_SB_NUM_SHIFT 0 1394320164Sdavidcs#define STATUS_BLOCK_E5_ZERO_PAD_MASK 0x7F 1395320164Sdavidcs#define STATUS_BLOCK_E5_ZERO_PAD_SHIFT 9 1396320164Sdavidcs#define STATUS_BLOCK_E5_ZERO_PAD2_MASK 0xFFFF 1397320164Sdavidcs#define STATUS_BLOCK_E5_ZERO_PAD2_SHIFT 16 1398320164Sdavidcs __le32 prod_index; 1399320164Sdavidcs#define STATUS_BLOCK_E5_PROD_INDEX_MASK 0xFFFFFF 1400320164Sdavidcs#define STATUS_BLOCK_E5_PROD_INDEX_SHIFT 0 1401320164Sdavidcs#define STATUS_BLOCK_E5_ZERO_PAD3_MASK 0xFF 1402320164Sdavidcs#define STATUS_BLOCK_E5_ZERO_PAD3_SHIFT 24 1403320164Sdavidcs}; 1404320164Sdavidcs 1405320164Sdavidcs 1406320164Sdavidcs/* 1407316485Sdavidcs * Tdif context 1408316485Sdavidcs */ 1409316485Sdavidcsstruct tdif_task_context 1410316485Sdavidcs{ 1411337517Sdavidcs __le32 initial_ref_tag; 1412337517Sdavidcs __le16 app_tag_value; 1413337517Sdavidcs __le16 app_tag_mask; 1414337517Sdavidcs __le16 partial_crc_value_b; 1415337517Sdavidcs __le16 partial_checksum_value_b; 1416316485Sdavidcs __le16 stateB; 1417337517Sdavidcs#define TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_MASK 0xF 1418337517Sdavidcs#define TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_SHIFT 0 1419337517Sdavidcs#define TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_MASK 0xF 1420337517Sdavidcs#define TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_SHIFT 4 1421337517Sdavidcs#define TDIF_TASK_CONTEXT_ERROR_IN_IO_B_MASK 0x1 1422337517Sdavidcs#define TDIF_TASK_CONTEXT_ERROR_IN_IO_B_SHIFT 8 1423337517Sdavidcs#define TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_MASK 0x1 1424337517Sdavidcs#define TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_SHIFT 9 1425337517Sdavidcs#define TDIF_TASK_CONTEXT_RESERVED0_MASK 0x3F 1426337517Sdavidcs#define TDIF_TASK_CONTEXT_RESERVED0_SHIFT 10 1427316485Sdavidcs u8 reserved1; 1428316485Sdavidcs u8 flags0; 1429337517Sdavidcs#define TDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK 0x1 1430337517Sdavidcs#define TDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT 0 1431337517Sdavidcs#define TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK 0x1 1432337517Sdavidcs#define TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT 1 1433337517Sdavidcs#define TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK 0x1 /* 0 = IP checksum, 1 = CRC */ 1434337517Sdavidcs#define TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT 2 1435337517Sdavidcs#define TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK 0x1 1436337517Sdavidcs#define TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT 3 1437337517Sdavidcs#define TDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK 0x3 /* 1/2/3 - Protection Type */ 1438337517Sdavidcs#define TDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT 4 1439337517Sdavidcs#define TDIF_TASK_CONTEXT_CRC_SEED_MASK 0x1 /* 0=0x0000, 1=0xffff */ 1440337517Sdavidcs#define TDIF_TASK_CONTEXT_CRC_SEED_SHIFT 6 1441337517Sdavidcs#define TDIF_TASK_CONTEXT_RESERVED2_MASK 0x1 1442337517Sdavidcs#define TDIF_TASK_CONTEXT_RESERVED2_SHIFT 7 1443316485Sdavidcs __le32 flags1; 1444337517Sdavidcs#define TDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK 0x1 1445337517Sdavidcs#define TDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT 0 1446337517Sdavidcs#define TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK 0x1 1447337517Sdavidcs#define TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT 1 1448337517Sdavidcs#define TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK 0x1 1449337517Sdavidcs#define TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT 2 1450337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_GUARD_MASK 0x1 1451337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT 3 1452337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK 0x1 1453337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT 4 1454337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK 0x1 1455337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT 5 1456337517Sdavidcs#define TDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK 0x7 /* 0=512B, 1=1KB, 2=2KB, 3=4KB, 4=8KB */ 1457337517Sdavidcs#define TDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT 6 1458337517Sdavidcs#define TDIF_TASK_CONTEXT_HOST_INTERFACE_MASK 0x3 /* 0=None, 1=DIF, 2=DIX */ 1459337517Sdavidcs#define TDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT 9 1460337517Sdavidcs#define TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK 0x1 /* DIF tag right at the beginning of DIF interval */ 1461337517Sdavidcs#define TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT 11 1462337517Sdavidcs#define TDIF_TASK_CONTEXT_RESERVED3_MASK 0x1 /* reserved */ 1463337517Sdavidcs#define TDIF_TASK_CONTEXT_RESERVED3_SHIFT 12 1464337517Sdavidcs#define TDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK 0x1 /* 0=None, 1=DIF */ 1465337517Sdavidcs#define TDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT 13 1466337517Sdavidcs#define TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_MASK 0xF 1467337517Sdavidcs#define TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_SHIFT 14 1468337517Sdavidcs#define TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_MASK 0xF 1469337517Sdavidcs#define TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_SHIFT 18 1470337517Sdavidcs#define TDIF_TASK_CONTEXT_ERROR_IN_IO_A_MASK 0x1 1471337517Sdavidcs#define TDIF_TASK_CONTEXT_ERROR_IN_IO_A_SHIFT 22 1472337517Sdavidcs#define TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_MASK 0x1 1473337517Sdavidcs#define TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_SHIFT 23 1474337517Sdavidcs#define TDIF_TASK_CONTEXT_REF_TAG_MASK_MASK 0xF /* mask for refernce tag handling */ 1475337517Sdavidcs#define TDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT 24 1476337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK 0x1 /* Forward application tag with mask */ 1477337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT 28 1478337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK 0x1 /* Forward reference tag with mask */ 1479337517Sdavidcs#define TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT 29 1480337517Sdavidcs#define TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK 0x1 /* Keep reference tag constant */ 1481337517Sdavidcs#define TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT 30 1482337517Sdavidcs#define TDIF_TASK_CONTEXT_RESERVED4_MASK 0x1 1483337517Sdavidcs#define TDIF_TASK_CONTEXT_RESERVED4_SHIFT 31 1484337517Sdavidcs __le32 offset_in_io_b; 1485337517Sdavidcs __le16 partial_crc_value_a; 1486337517Sdavidcs __le16 partial_checksum_value_a; 1487337517Sdavidcs __le32 offset_in_io_a; 1488337517Sdavidcs u8 partial_dif_data_a[8]; 1489337517Sdavidcs u8 partial_dif_data_b[8]; 1490316485Sdavidcs}; 1491316485Sdavidcs 1492316485Sdavidcs 1493316485Sdavidcs/* 1494316485Sdavidcs * Timers context 1495316485Sdavidcs */ 1496316485Sdavidcsstruct timers_context 1497316485Sdavidcs{ 1498316485Sdavidcs __le32 logical_client_0; 1499316485Sdavidcs#define TIMERS_CONTEXT_EXPIRATIONTIMELC0_MASK 0x7FFFFFF /* Expiration time of logical client 0 */ 1500316485Sdavidcs#define TIMERS_CONTEXT_EXPIRATIONTIMELC0_SHIFT 0 1501316485Sdavidcs#define TIMERS_CONTEXT_RESERVED0_MASK 0x1 1502316485Sdavidcs#define TIMERS_CONTEXT_RESERVED0_SHIFT 27 1503316485Sdavidcs#define TIMERS_CONTEXT_VALIDLC0_MASK 0x1 /* Valid bit of logical client 0 */ 1504316485Sdavidcs#define TIMERS_CONTEXT_VALIDLC0_SHIFT 28 1505316485Sdavidcs#define TIMERS_CONTEXT_ACTIVELC0_MASK 0x1 /* Active bit of logical client 0 */ 1506316485Sdavidcs#define TIMERS_CONTEXT_ACTIVELC0_SHIFT 29 1507316485Sdavidcs#define TIMERS_CONTEXT_RESERVED1_MASK 0x3 1508316485Sdavidcs#define TIMERS_CONTEXT_RESERVED1_SHIFT 30 1509316485Sdavidcs __le32 logical_client_1; 1510316485Sdavidcs#define TIMERS_CONTEXT_EXPIRATIONTIMELC1_MASK 0x7FFFFFF /* Expiration time of logical client 1 */ 1511316485Sdavidcs#define TIMERS_CONTEXT_EXPIRATIONTIMELC1_SHIFT 0 1512316485Sdavidcs#define TIMERS_CONTEXT_RESERVED2_MASK 0x1 1513316485Sdavidcs#define TIMERS_CONTEXT_RESERVED2_SHIFT 27 1514316485Sdavidcs#define TIMERS_CONTEXT_VALIDLC1_MASK 0x1 /* Valid bit of logical client 1 */ 1515316485Sdavidcs#define TIMERS_CONTEXT_VALIDLC1_SHIFT 28 1516316485Sdavidcs#define TIMERS_CONTEXT_ACTIVELC1_MASK 0x1 /* Active bit of logical client 1 */ 1517316485Sdavidcs#define TIMERS_CONTEXT_ACTIVELC1_SHIFT 29 1518316485Sdavidcs#define TIMERS_CONTEXT_RESERVED3_MASK 0x3 1519316485Sdavidcs#define TIMERS_CONTEXT_RESERVED3_SHIFT 30 1520316485Sdavidcs __le32 logical_client_2; 1521316485Sdavidcs#define TIMERS_CONTEXT_EXPIRATIONTIMELC2_MASK 0x7FFFFFF /* Expiration time of logical client 2 */ 1522316485Sdavidcs#define TIMERS_CONTEXT_EXPIRATIONTIMELC2_SHIFT 0 1523316485Sdavidcs#define TIMERS_CONTEXT_RESERVED4_MASK 0x1 1524316485Sdavidcs#define TIMERS_CONTEXT_RESERVED4_SHIFT 27 1525316485Sdavidcs#define TIMERS_CONTEXT_VALIDLC2_MASK 0x1 /* Valid bit of logical client 2 */ 1526316485Sdavidcs#define TIMERS_CONTEXT_VALIDLC2_SHIFT 28 1527316485Sdavidcs#define TIMERS_CONTEXT_ACTIVELC2_MASK 0x1 /* Active bit of logical client 2 */ 1528316485Sdavidcs#define TIMERS_CONTEXT_ACTIVELC2_SHIFT 29 1529316485Sdavidcs#define TIMERS_CONTEXT_RESERVED5_MASK 0x3 1530316485Sdavidcs#define TIMERS_CONTEXT_RESERVED5_SHIFT 30 1531316485Sdavidcs __le32 host_expiration_fields; 1532316485Sdavidcs#define TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_MASK 0x7FFFFFF /* Expiration time on host (closest one) */ 1533316485Sdavidcs#define TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_SHIFT 0 1534316485Sdavidcs#define TIMERS_CONTEXT_RESERVED6_MASK 0x1 1535316485Sdavidcs#define TIMERS_CONTEXT_RESERVED6_SHIFT 27 1536316485Sdavidcs#define TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_MASK 0x1 /* Valid bit of host expiration */ 1537316485Sdavidcs#define TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_SHIFT 28 1538316485Sdavidcs#define TIMERS_CONTEXT_RESERVED7_MASK 0x7 1539316485Sdavidcs#define TIMERS_CONTEXT_RESERVED7_SHIFT 29 1540316485Sdavidcs}; 1541316485Sdavidcs 1542316485Sdavidcs 1543316485Sdavidcs/* 1544337517Sdavidcs * Enum for next_protocol field of tunnel_parsing_flags / tunnelTypeDesc 1545316485Sdavidcs */ 1546316485Sdavidcsenum tunnel_next_protocol 1547316485Sdavidcs{ 1548316485Sdavidcs e_unknown=0, 1549316485Sdavidcs e_l2=1, 1550316485Sdavidcs e_ipv4=2, 1551316485Sdavidcs e_ipv6=3, 1552316485Sdavidcs MAX_TUNNEL_NEXT_PROTOCOL 1553316485Sdavidcs}; 1554316485Sdavidcs 1555316485Sdavidcs#endif /* __COMMON_HSI__ */ 1556