if_em.h revision 152276
187189Spdeuskar/************************************************************************** 287189Spdeuskar 3146662StackermanCopyright (c) 2001-2005, Intel Corporation 487189SpdeuskarAll rights reserved. 587189Spdeuskar 6103895SpdeuskarRedistribution and use in source and binary forms, with or without 7103895Spdeuskarmodification, are permitted provided that the following conditions are met: 887189Spdeuskar 9103895Spdeuskar 1. Redistributions of source code must retain the above copyright notice, 10103895Spdeuskar this list of conditions and the following disclaimer. 1187189Spdeuskar 12103895Spdeuskar 2. Redistributions in binary form must reproduce the above copyright 13103895Spdeuskar notice, this list of conditions and the following disclaimer in the 14103895Spdeuskar documentation and/or other materials provided with the distribution. 1587189Spdeuskar 1687189Spdeuskar 3. Neither the name of the Intel Corporation nor the names of its 17103895Spdeuskar contributors may be used to endorse or promote products derived from 18103895Spdeuskar this software without specific prior written permission. 1987189Spdeuskar 2087189SpdeuskarTHIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 2187189SpdeuskarAND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 2287189SpdeuskarIMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 23103895SpdeuskarARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 24103895SpdeuskarLIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 25103895SpdeuskarCONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 26103895SpdeuskarSUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 27103895SpdeuskarINTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 28103895SpdeuskarCONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 29103895SpdeuskarARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 30103895SpdeuskarPOSSIBILITY OF SUCH DAMAGE. 3187189Spdeuskar 3287189Spdeuskar***************************************************************************/ 3387189Spdeuskar 3490628Spdeuskar/*$FreeBSD: head/sys/dev/em/if_em.h 152276 2005-11-10 11:44:37Z glebius $*/ 3590628Spdeuskar 3687189Spdeuskar#ifndef _EM_H_DEFINED_ 3787189Spdeuskar#define _EM_H_DEFINED_ 3887189Spdeuskar 3987189Spdeuskar 4087189Spdeuskar#include <sys/param.h> 4187189Spdeuskar#include <sys/systm.h> 42152225Syongari#include <sys/bus.h> 43152225Syongari#include <sys/endian.h> 44152225Syongari#include <sys/kernel.h> 4587189Spdeuskar#include <sys/mbuf.h> 4687189Spdeuskar#include <sys/malloc.h> 47129879Sphk#include <sys/module.h> 48152225Syongari#include <sys/socket.h> 4997785Spdeuskar#include <sys/sockio.h> 50137583Sdes#include <sys/sysctl.h> 5187189Spdeuskar 52152225Syongari#include <machine/bus.h> 53152225Syongari#include <sys/rman.h> 54152225Syongari#include <machine/resource.h> 55152225Syongari 56152225Syongari#include <net/bpf.h> 57152225Syongari#include <net/ethernet.h> 5887189Spdeuskar#include <net/if.h> 5997785Spdeuskar#include <net/if_arp.h> 6087189Spdeuskar#include <net/if_dl.h> 6187189Spdeuskar#include <net/if_media.h> 6297785Spdeuskar 6397785Spdeuskar#include <net/if_types.h> 6497785Spdeuskar#include <net/if_vlan_var.h> 6587189Spdeuskar 6687189Spdeuskar#include <netinet/in_systm.h> 6787189Spdeuskar#include <netinet/in.h> 6887189Spdeuskar#include <netinet/ip.h> 6987189Spdeuskar#include <netinet/tcp.h> 7087189Spdeuskar#include <netinet/udp.h> 7187189Spdeuskar 72119277Simp#include <dev/pci/pcivar.h> 73119277Simp#include <dev/pci/pcireg.h> 7487189Spdeuskar 7597785Spdeuskar#include <dev/em/if_em_hw.h> 7687189Spdeuskar 77108229Spdeuskar/* Tunables */ 78108229Spdeuskar 79108229Spdeuskar/* 80152276Sglebius * EM_TXD: Maximum number of Transmit Descriptors 81106649Spdeuskar * Valid Range: 80-256 for 82542 and 82543-based adapters 82115878Spdeuskar * 80-4096 for others 83106649Spdeuskar * Default Value: 256 84106649Spdeuskar * This value is the number of transmit descriptors allocated by the driver. 85106649Spdeuskar * Increasing this value allows the driver to queue more transmits. Each 86108229Spdeuskar * descriptor is 16 bytes. 87108229Spdeuskar */ 88152276Sglebius#define EM_TXD 256 89152276Sglebius#define EM_TXD_82544 4096 90106649Spdeuskar 91106649Spdeuskar/* 92152276Sglebius * EM_RXD - Maximum number of receive Descriptors 93106649Spdeuskar * Valid Range: 80-256 for 82542 and 82543-based adapters 94115878Spdeuskar * 80-4096 for others 95108229Spdeuskar * Default Value: 256 96106649Spdeuskar * This value is the number of receive descriptors allocated by the driver. 97106649Spdeuskar * Increasing this value allows the driver to buffer more incoming packets. 98106649Spdeuskar * Each descriptor is 16 bytes. A receive buffer is also allocated for each 99106649Spdeuskar * descriptor. The maximum MTU size is 16110. 100108229Spdeuskar * 101106649Spdeuskar */ 102152276Sglebius#define EM_RXD 256 103152276Sglebius#define EM_RXD_82544 4096 104106649Spdeuskar 105106649Spdeuskar/* 106119509Spdeuskar * EM_TIDV - Transmit Interrupt Delay Value 107106649Spdeuskar * Valid Range: 0-65535 (0=off) 108106649Spdeuskar * Default Value: 64 109106649Spdeuskar * This value delays the generation of transmit interrupts in units of 110106649Spdeuskar * 1.024 microseconds. Transmit interrupt reduction can improve CPU 111106649Spdeuskar * efficiency if properly tuned for specific network traffic. If the 112106649Spdeuskar * system is reporting dropped transmits, this value may be set too high 113106649Spdeuskar * causing the driver to run out of available transmit descriptors. 114106649Spdeuskar */ 115108229Spdeuskar#define EM_TIDV 64 116106649Spdeuskar 117106649Spdeuskar/* 118119509Spdeuskar * EM_TADV - Transmit Absolute Interrupt Delay Value (Not valid for 82542/82543/82544) 119108229Spdeuskar * Valid Range: 0-65535 (0=off) 120108229Spdeuskar * Default Value: 64 121108229Spdeuskar * This value, in units of 1.024 microseconds, limits the delay in which a 122119509Spdeuskar * transmit interrupt is generated. Useful only if EM_TIDV is non-zero, 123108229Spdeuskar * this value ensures that an interrupt is generated after the initial 124108229Spdeuskar * packet is sent on the wire within the set amount of time. Proper tuning, 125119509Spdeuskar * along with EM_TIDV, may improve traffic throughput in specific 126108229Spdeuskar * network conditions. 127108229Spdeuskar */ 128108229Spdeuskar#define EM_TADV 64 129108229Spdeuskar 130108229Spdeuskar/* 131119509Spdeuskar * EM_RDTR - Receive Interrupt Delay Timer (Packet Timer) 132106649Spdeuskar * Valid Range: 0-65535 (0=off) 133106649Spdeuskar * Default Value: 0 134106649Spdeuskar * This value delays the generation of receive interrupts in units of 1.024 135106649Spdeuskar * microseconds. Receive interrupt reduction can improve CPU efficiency if 136106649Spdeuskar * properly tuned for specific network traffic. Increasing this value adds 137106649Spdeuskar * extra latency to frame reception and can end up decreasing the throughput 138106649Spdeuskar * of TCP traffic. If the system is reporting dropped receives, this value 139106649Spdeuskar * may be set too high, causing the driver to run out of available receive 140106649Spdeuskar * descriptors. 141106649Spdeuskar * 142119509Spdeuskar * CAUTION: When setting EM_RDTR to a value other than 0, adapters 143108229Spdeuskar * may hang (stop transmitting) under certain network conditions. 144106649Spdeuskar * If this occurs a WATCHDOG message is logged in the system event log. 145106649Spdeuskar * In addition, the controller is automatically reset, restoring the 146106649Spdeuskar * network connection. To eliminate the potential for the hang 147119509Spdeuskar * ensure that EM_RDTR is set to 0. 148106649Spdeuskar */ 149108229Spdeuskar#define EM_RDTR 0 150106649Spdeuskar 151108229Spdeuskar/* 152119509Spdeuskar * Receive Interrupt Absolute Delay Timer (Not valid for 82542/82543/82544) 153108229Spdeuskar * Valid Range: 0-65535 (0=off) 154108229Spdeuskar * Default Value: 64 155108229Spdeuskar * This value, in units of 1.024 microseconds, limits the delay in which a 156119509Spdeuskar * receive interrupt is generated. Useful only if EM_RDTR is non-zero, 157108229Spdeuskar * this value ensures that an interrupt is generated after the initial 158108229Spdeuskar * packet is received within the set amount of time. Proper tuning, 159119509Spdeuskar * along with EM_RDTR, may improve traffic throughput in specific network 160108229Spdeuskar * conditions. 161108229Spdeuskar */ 162108229Spdeuskar#define EM_RADV 64 163106649Spdeuskar 164106649Spdeuskar/* 165106649Spdeuskar * Inform the stack about transmit checksum offload capabilities. 166106649Spdeuskar */ 16787189Spdeuskar#define EM_CHECKSUM_FEATURES (CSUM_TCP | CSUM_UDP) 168106649Spdeuskar 169106649Spdeuskar/* 170106649Spdeuskar * This parameter controls the duration of transmit watchdog timer. 171106649Spdeuskar */ 17287189Spdeuskar#define EM_TX_TIMEOUT 5 /* set to 5 seconds */ 17387189Spdeuskar 174106649Spdeuskar/* 175106649Spdeuskar * This parameter controls when the driver calls the routine to reclaim 176106649Spdeuskar * transmit descriptors. 177106649Spdeuskar */ 178152276Sglebius#define EM_TX_CLEANUP_THRESHOLD (adapter->num_tx_desc / 8) 17987189Spdeuskar 180106649Spdeuskar/* 181106649Spdeuskar * This parameter controls whether or not autonegotation is enabled. 182106649Spdeuskar * 0 - Disable autonegotiation 183106649Spdeuskar * 1 - Enable autonegotiation 184106649Spdeuskar */ 185106649Spdeuskar#define DO_AUTO_NEG 1 186106649Spdeuskar 187106649Spdeuskar/* 188106649Spdeuskar * This parameter control whether or not the driver will wait for 189106649Spdeuskar * autonegotiation to complete. 190106649Spdeuskar * 1 - Wait for autonegotiation to complete 191106649Spdeuskar * 0 - Don't wait for autonegotiation to complete 192106649Spdeuskar */ 193115878Spdeuskar#define WAIT_FOR_AUTO_NEG_DEFAULT 0 194106649Spdeuskar 195119509Spdeuskar/* 196119509Spdeuskar * EM_MASTER_SLAVE is only defined to enable a workaround for a known compatibility issue 197119509Spdeuskar * with 82541/82547 devices and some switches. See the "Known Limitations" section of 198119509Spdeuskar * the README file for a complete description and a list of affected switches. 199119509Spdeuskar * 200119509Spdeuskar * 0 = Hardware default 201119509Spdeuskar * 1 = Master mode 202119509Spdeuskar * 2 = Slave mode 203119509Spdeuskar * 3 = Auto master/slave 204119509Spdeuskar */ 205119509Spdeuskar/* #define EM_MASTER_SLAVE 2 */ 206106649Spdeuskar 207106649Spdeuskar/* Tunables -- End */ 208106649Spdeuskar 209106649Spdeuskar#define AUTONEG_ADV_DEFAULT (ADVERTISE_10_HALF | ADVERTISE_10_FULL | \ 210106649Spdeuskar ADVERTISE_100_HALF | ADVERTISE_100_FULL | \ 211106649Spdeuskar ADVERTISE_1000_FULL) 212108229Spdeuskar 21387189Spdeuskar#define EM_VENDOR_ID 0x8086 21487189Spdeuskar#define EM_MMBA 0x0010 /* Mem base address */ 21587189Spdeuskar#define EM_ROUNDUP(size, unit) (((size) + (unit) - 1) & ~((unit) - 1)) 216112472Spdeuskar 21787189Spdeuskar#define EM_JUMBO_PBA 0x00000028 21887189Spdeuskar#define EM_DEFAULT_PBA 0x00000030 219112472Spdeuskar#define EM_SMARTSPEED_DOWNSHIFT 3 220112472Spdeuskar#define EM_SMARTSPEED_MAX 15 22187189Spdeuskar 222112472Spdeuskar 22387189Spdeuskar#define MAX_NUM_MULTICAST_ADDRESSES 128 22487189Spdeuskar#define PCI_ANY_ID (~0U) 22587189Spdeuskar#define ETHER_ALIGN 2 226108229Spdeuskar 22787189Spdeuskar/* Defines for printing debug information */ 22887189Spdeuskar#define DEBUG_INIT 0 22987189Spdeuskar#define DEBUG_IOCTL 0 23087189Spdeuskar#define DEBUG_HW 0 23187189Spdeuskar 23287189Spdeuskar#define INIT_DEBUGOUT(S) if (DEBUG_INIT) printf(S "\n") 23387189Spdeuskar#define INIT_DEBUGOUT1(S, A) if (DEBUG_INIT) printf(S "\n", A) 23487189Spdeuskar#define INIT_DEBUGOUT2(S, A, B) if (DEBUG_INIT) printf(S "\n", A, B) 23587189Spdeuskar#define IOCTL_DEBUGOUT(S) if (DEBUG_IOCTL) printf(S "\n") 23687189Spdeuskar#define IOCTL_DEBUGOUT1(S, A) if (DEBUG_IOCTL) printf(S "\n", A) 23787189Spdeuskar#define IOCTL_DEBUGOUT2(S, A, B) if (DEBUG_IOCTL) printf(S "\n", A, B) 23887189Spdeuskar#define HW_DEBUGOUT(S) if (DEBUG_HW) printf(S "\n") 23987189Spdeuskar#define HW_DEBUGOUT1(S, A) if (DEBUG_HW) printf(S "\n", A) 24087189Spdeuskar#define HW_DEBUGOUT2(S, A, B) if (DEBUG_HW) printf(S "\n", A, B) 24187189Spdeuskar 24287189Spdeuskar 24387189Spdeuskar/* Supported RX Buffer Sizes */ 24487189Spdeuskar#define EM_RXBUFFER_2048 2048 24587189Spdeuskar#define EM_RXBUFFER_4096 4096 24687189Spdeuskar#define EM_RXBUFFER_8192 8192 24787189Spdeuskar#define EM_RXBUFFER_16384 16384 24887189Spdeuskar 249114554Spdeuskar#define EM_MAX_SCATTER 64 250114554Spdeuskar 25187189Spdeuskar/* ****************************************************************************** 25287189Spdeuskar * vendor_info_array 25387189Spdeuskar * 25487189Spdeuskar * This array contains the list of Subvendor/Subdevice IDs on which the driver 25587189Spdeuskar * should load. 25687189Spdeuskar * 25787189Spdeuskar * ******************************************************************************/ 258106649Spdeuskartypedef struct _em_vendor_info_t { 25997785Spdeuskar unsigned int vendor_id; 26097785Spdeuskar unsigned int device_id; 26197785Spdeuskar unsigned int subvendor_id; 26297785Spdeuskar unsigned int subdevice_id; 26397785Spdeuskar unsigned int index; 26487189Spdeuskar} em_vendor_info_t; 26587189Spdeuskar 26687189Spdeuskar 267108229Spdeuskarstruct em_buffer { 268114554Spdeuskar struct mbuf *m_head; 269114554Spdeuskar bus_dmamap_t map; /* bus_dma map for packet */ 27087189Spdeuskar}; 27187189Spdeuskar 272114554Spdeuskar/* 273114554Spdeuskar * Bus dma allocation structure used by 274114554Spdeuskar * em_dma_malloc and em_dma_free. 275114554Spdeuskar */ 276114554Spdeuskarstruct em_dma_alloc { 277114567Spdeuskar bus_addr_t dma_paddr; 278114554Spdeuskar caddr_t dma_vaddr; 279114554Spdeuskar bus_dma_tag_t dma_tag; 280114554Spdeuskar bus_dmamap_t dma_map; 281114554Spdeuskar bus_dma_segment_t dma_seg; 282114554Spdeuskar int dma_nseg; 283114554Spdeuskar}; 284114554Spdeuskar 28587189Spdeuskartypedef enum _XSUM_CONTEXT_T { 28697785Spdeuskar OFFLOAD_NONE, 28797785Spdeuskar OFFLOAD_TCP_IP, 28897785Spdeuskar OFFLOAD_UDP_IP 28987189Spdeuskar} XSUM_CONTEXT_T; 29087189Spdeuskar 291118314Sjdpstruct adapter; 292118314Sjdpstruct em_int_delay_info { 293118314Sjdp struct adapter *adapter; /* Back-pointer to the adapter struct */ 294118314Sjdp int offset; /* Register offset to read/write */ 295118314Sjdp int value; /* Current value in usecs */ 296118314Sjdp}; 297118314Sjdp 298119509Spdeuskar/* For 82544 PCIX Workaround */ 299119509Spdeuskartypedef struct _ADDRESS_LENGTH_PAIR 300119509Spdeuskar{ 301119509Spdeuskar u_int64_t address; 302119509Spdeuskar u_int32_t length; 303119509Spdeuskar} ADDRESS_LENGTH_PAIR, *PADDRESS_LENGTH_PAIR; 304119509Spdeuskar 305119509Spdeuskartypedef struct _DESCRIPTOR_PAIR 306119509Spdeuskar{ 307119509Spdeuskar ADDRESS_LENGTH_PAIR descriptor[4]; 308119509Spdeuskar u_int32_t elements; 309119509Spdeuskar} DESC_ARRAY, *PDESC_ARRAY; 310119509Spdeuskar 31187189Spdeuskar/* Our adapter structure */ 31287189Spdeuskarstruct adapter { 313147256Sbrooks struct ifnet *ifp; 31497785Spdeuskar struct em_hw hw; 31587189Spdeuskar 31697785Spdeuskar /* FreeBSD operating-system-specific structures */ 31797785Spdeuskar struct em_osdep osdep; 31897785Spdeuskar struct device *dev; 31997785Spdeuskar struct resource *res_memory; 320100184Spdeuskar struct resource *res_ioport; 32197785Spdeuskar struct resource *res_interrupt; 32297785Spdeuskar void *int_handler_tag; 32397785Spdeuskar struct ifmedia media; 324120364Ssam struct callout timer; 325120364Ssam struct callout tx_fifo_timer; 326100184Spdeuskar int io_rid; 32797785Spdeuskar u_int8_t unit; 328120364Ssam struct mtx mtx; 329137609Srwatson int em_insert_vlan_header; 33087189Spdeuskar 33197785Spdeuskar /* Info about the board itself */ 33297785Spdeuskar u_int32_t part_num; 33397785Spdeuskar u_int8_t link_active; 33497785Spdeuskar u_int16_t link_speed; 33597785Spdeuskar u_int16_t link_duplex; 336112472Spdeuskar u_int32_t smartspeed; 337118314Sjdp struct em_int_delay_info tx_int_delay; 338118314Sjdp struct em_int_delay_info tx_abs_int_delay; 339118314Sjdp struct em_int_delay_info rx_int_delay; 340118314Sjdp struct em_int_delay_info rx_abs_int_delay; 34187189Spdeuskar 34297785Spdeuskar XSUM_CONTEXT_T active_checksum_context; 34387189Spdeuskar 344108229Spdeuskar /* 345108229Spdeuskar * Transmit definitions 346108229Spdeuskar * 347108229Spdeuskar * We have an array of num_tx_desc descriptors (handled 348108229Spdeuskar * by the controller) paired with an array of tx_buffers 349108229Spdeuskar * (at tx_buffer_area). 350108229Spdeuskar * The index of the next available descriptor is next_avail_tx_desc. 351108229Spdeuskar * The number of remaining tx_desc is num_tx_desc_avail. 352108229Spdeuskar */ 353114554Spdeuskar struct em_dma_alloc txdma; /* bus_dma glue for tx desc */ 354108229Spdeuskar struct em_tx_desc *tx_desc_base; 355108229Spdeuskar u_int32_t next_avail_tx_desc; 356108229Spdeuskar u_int32_t oldest_used_tx_desc; 357108229Spdeuskar volatile u_int16_t num_tx_desc_avail; 358108229Spdeuskar u_int16_t num_tx_desc; 359108229Spdeuskar u_int32_t txd_cmd; 360108229Spdeuskar struct em_buffer *tx_buffer_area; 361114554Spdeuskar bus_dma_tag_t txtag; /* dma tag for tx */ 36287189Spdeuskar 363108229Spdeuskar /* 364108229Spdeuskar * Receive definitions 365108229Spdeuskar * 366108229Spdeuskar * we have an array of num_rx_desc rx_desc (handled by the 367108229Spdeuskar * controller), and paired with an array of rx_buffers 368108229Spdeuskar * (at rx_buffer_area). 369108229Spdeuskar * The next pair to check on receive is at offset next_rx_desc_to_check 370108229Spdeuskar */ 371114554Spdeuskar struct em_dma_alloc rxdma; /* bus_dma glue for rx desc */ 372108229Spdeuskar struct em_rx_desc *rx_desc_base; 373108229Spdeuskar u_int32_t next_rx_desc_to_check; 374108229Spdeuskar u_int16_t num_rx_desc; 375108229Spdeuskar u_int32_t rx_buffer_len; 376108229Spdeuskar struct em_buffer *rx_buffer_area; 377114554Spdeuskar bus_dma_tag_t rxtag; 37887189Spdeuskar 37997785Spdeuskar /* Jumbo frame */ 380112472Spdeuskar struct mbuf *fmp; 381112472Spdeuskar struct mbuf *lmp; 38287189Spdeuskar 38397785Spdeuskar /* Misc stats maintained by the driver */ 38497785Spdeuskar unsigned long dropped_pkts; 38597785Spdeuskar unsigned long mbuf_alloc_failed; 38697785Spdeuskar unsigned long mbuf_cluster_failed; 387106649Spdeuskar unsigned long no_tx_desc_avail1; 388106649Spdeuskar unsigned long no_tx_desc_avail2; 389114554Spdeuskar unsigned long no_tx_map_avail; 390114554Spdeuskar unsigned long no_tx_dma_setup; 391152247Sglebius unsigned long watchdog_events; 392152247Sglebius unsigned long rx_overruns; 393112472Spdeuskar 394134619Spdeuskar /* Used in for 82547 10Mb Half workaround */ 395134619Spdeuskar #define EM_PBA_BYTES_SHIFT 0xA 396134619Spdeuskar #define EM_TX_HEAD_ADDR_SHIFT 7 397134619Spdeuskar #define EM_PBA_TX_MASK 0xFFFF0000 398134619Spdeuskar #define EM_FIFO_HDR 0x10 399134619Spdeuskar 400134619Spdeuskar #define EM_82547_PKT_THRESH 0x3e0 401134619Spdeuskar 402134619Spdeuskar u_int32_t tx_fifo_size; 403134619Spdeuskar u_int32_t tx_fifo_head; 404134619Spdeuskar u_int32_t tx_fifo_head_addr; 405134619Spdeuskar u_int64_t tx_fifo_reset_cnt; 406134619Spdeuskar u_int64_t tx_fifo_wrk_cnt; 407134619Spdeuskar u_int32_t tx_head_addr; 408134619Spdeuskar 409119509Spdeuskar /* For 82544 PCIX Workaround */ 410119509Spdeuskar boolean_t pcix_82544; 411122681Spdeuskar boolean_t in_detach; 412119509Spdeuskar 41397785Spdeuskar struct em_hw_stats stats; 41487189Spdeuskar}; 41587189Spdeuskar 416120989Ssam#define EM_LOCK_INIT(_sc, _name) \ 417120989Ssam mtx_init(&(_sc)->mtx, _name, MTX_NETWORK_LOCK, MTX_DEF) 418120989Ssam#define EM_LOCK_DESTROY(_sc) mtx_destroy(&(_sc)->mtx) 419120989Ssam#define EM_LOCK(_sc) mtx_lock(&(_sc)->mtx) 420120989Ssam#define EM_UNLOCK(_sc) mtx_unlock(&(_sc)->mtx) 421120989Ssam#define EM_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->mtx, MA_OWNED) 422120364Ssam 42387189Spdeuskar#endif /* _EM_H_DEFINED_ */ 424