1139749Simp/*- 218781Sgibbs * Definitions for low level routines and data structures 318781Sgibbs * for the Advanced Systems Inc. SCSI controllers chips. 418781Sgibbs * 555945Sgibbs * Copyright (c) 1996-1997, 1999-2000 Justin T. Gibbs. 618781Sgibbs * All rights reserved. 718781Sgibbs * 818781Sgibbs * Redistribution and use in source and binary forms, with or without 918781Sgibbs * modification, are permitted provided that the following conditions 1018781Sgibbs * are met: 1118781Sgibbs * 1. Redistributions of source code must retain the above copyright 1239217Sgibbs * notice, this list of conditions, and the following disclaimer, 1339217Sgibbs * without modification, immediately at the beginning of the file. 1418781Sgibbs * 2. Redistributions in binary form must reproduce the above copyright 1518781Sgibbs * notice, this list of conditions and the following disclaimer in the 1618781Sgibbs * documentation and/or other materials provided with the distribution. 1718781Sgibbs * 3. The name of the author may not be used to endorse or promote products 1818781Sgibbs * derived from this software without specific prior written permission. 1918781Sgibbs * 2018781Sgibbs * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 2118781Sgibbs * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 2218781Sgibbs * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 2318781Sgibbs * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR 2418781Sgibbs * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 2518781Sgibbs * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 2618781Sgibbs * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 2718781Sgibbs * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 2818781Sgibbs * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 2918781Sgibbs * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 3018781Sgibbs * SUCH DAMAGE. 3118781Sgibbs * 3250477Speter * $FreeBSD$ 3318781Sgibbs */ 34139749Simp/*- 3518781Sgibbs * Ported from: 3618781Sgibbs * advansys.c - Linux Host Driver for AdvanSys SCSI Adapters 3718781Sgibbs * 3818781Sgibbs * Copyright (c) 1995-1996 Advanced System Products, Inc. 3918781Sgibbs * All Rights Reserved. 4018781Sgibbs * 4118781Sgibbs * Redistribution and use in source and binary forms, with or without 4218781Sgibbs * modification, are permitted provided that redistributions of source 4318781Sgibbs * code retain the above copyright notice and this comment without 4418781Sgibbs * modification. 4518781Sgibbs */ 4618781Sgibbs 4739217Sgibbs#ifndef _ADVLIB_H_ 4839217Sgibbs#define _ADVLIB_H_ 4939217Sgibbs 5039217Sgibbs#include <sys/queue.h> 5139217Sgibbs 5239217Sgibbsstruct cam_path; 5351164Sgibbsunion ccb; 5439217Sgibbs 5518781Sgibbstypedef u_int8_t target_bit_vector; 5618781Sgibbs#define TARGET_BIT_VECTOR_SET -1 5739217Sgibbs#define ADV_SCSI_ID_BITS 3 5839217Sgibbs#define ADV_MAX_TID 7 5939217Sgibbs#define ADV_MAX_LUN 7 6018781Sgibbs 61195534Sscottl#define ADV_MAXPHYS (128 * 1024) 62195534Sscottl 6318781Sgibbs/* Enumeration of board types */ 6418781Sgibbstypedef enum { 6518781Sgibbs ADV_NONE = 0x000, 6639217Sgibbs ADV_ISA = 0x001, 6739217Sgibbs ADV_ISAPNP = 0x003, 6839217Sgibbs ADV_VL = 0x004, 6939217Sgibbs ADV_EISA = 0x008, 7039217Sgibbs ADV_PCI = 0x010, 7139217Sgibbs ADV_MCA = 0x020, 7239217Sgibbs ADV_PCMCIA = 0x040, 7339217Sgibbs ADV_ULTRA = 0x100, 7439217Sgibbs ADV_WIDE = 0x200, 7539217Sgibbs ADV_WIDE32 = 0x400 7639217Sgibbs} adv_btype; 7718781Sgibbs 7818781Sgibbstypedef enum { 7955945Sgibbs ADV_STATE_NONE = 0x00, 8055945Sgibbs ADV_RESOURCE_SHORTAGE = 0x01, 8155945Sgibbs ADV_IN_TIMEOUT = 0x02, 8255945Sgibbs ADV_BUSDMA_BLOCK = 0x04, 8355945Sgibbs ADV_BUSDMA_BLOCK_CLEARED = 0x08 8455945Sgibbs 8539217Sgibbs} adv_state; 8618781Sgibbs 8739217Sgibbstypedef enum { 8839217Sgibbs ACCB_FREE = 0x00, 8939217Sgibbs ACCB_ACTIVE = 0x01, 9039217Sgibbs ACCB_ABORT_QUEUED = 0x02, 9155945Sgibbs ACCB_RECOVERY_CCB = 0x04 9239217Sgibbs} adv_ccb_state; 9339217Sgibbs 9439217Sgibbsstruct adv_ccb_info { 9539217Sgibbs adv_ccb_state state; 9639217Sgibbs bus_dmamap_t dmamap; 97241492Sjhb struct callout timer; 9855945Sgibbs union ccb* ccb; 9960938Sjake SLIST_ENTRY(adv_ccb_info) links; 10039217Sgibbs}; 10139217Sgibbs 10239217Sgibbs#define ccb_cinfo_ptr spriv_ptr0 10339217Sgibbs 10418781Sgibbs#define ADV_SYN_XFER_NO 8 10518781Sgibbs#define ADV_SYN_MAX_OFFSET 0x0F 10618781Sgibbs#define ADV_DEF_SDTR_OFFSET 0x0F 10718781Sgibbs#define ADV_DEF_SDTR_INDEX 0x00 10839217Sgibbs#define ADV_OVERRUN_BSIZE 0x00000040 10918781Sgibbs#define ADV_MAX_CDB_LEN 12 11018781Sgibbs#define ADV_MAX_SENSE_LEN 32 11118781Sgibbs#define ADV_MIN_SENSE_LEN 14 11218781Sgibbs 11318781Sgibbs#define ADV_TIDLUN_TO_IX(tid, lun) ((tid) | ((lun) << ADV_SCSI_ID_BITS) ) 11439217Sgibbs#define ADV_TID_TO_TARGET_MASK(tid) (0x01 << (tid)) 11539217Sgibbs#define ADV_TIX_TO_TARGET_MASK(tix) (0x01 << ((tix) & ADV_MAX_TID)) 11618781Sgibbs#define ADV_TIX_TO_TID(tix) ((tix) & ADV_MAX_TID) 11718781Sgibbs#define ADV_TID_TO_TIX(tid) ((tid) & ADV_MAX_TID) 11818781Sgibbs#define ADV_TIX_TO_LUN(tix) (((tix) >> ADV_SCSI_ID_BITS) & ADV_MAX_LUN ) 11918781Sgibbs 12018781Sgibbs 12118781Sgibbs/* 12218781Sgibbs * XXX 12318781Sgibbs * PnP port addresses 12418781Sgibbs * I believe that these are standard PnP address and should be replaced 12518781Sgibbs * by the values in a central ISA PnP header file when we get one. 12618781Sgibbs */ 12718781Sgibbs#define ADV_ISA_PNP_PORT_ADDR (0x279) 12818781Sgibbs#define ADV_ISA_PNP_PORT_WRITE (ADV_ISA_PNP_PORT_ADDR+0x800) 12939217Sgibbs 13018781Sgibbs/* 13118781Sgibbs * Board Signatures 13218781Sgibbs */ 13339217Sgibbs#define ADV_SIGNATURE_WORD 0x0000 13439217Sgibbs#define ADV_1000_ID0W 0x04C1 13539217Sgibbs#define ADV_1000_ID0W_FIX 0x00C1 13618781Sgibbs 13739217Sgibbs#define ADV_SIGNATURE_BYTE 0x0001 13839217Sgibbs#define ADV_1000_ID1B 0x25 13918781Sgibbs 14039217Sgibbs#define ADV_REG_IH 0x0002 14139217Sgibbs#define ADV_INS_HALTINT 0x6281 14239217Sgibbs#define ADV_INS_HALT 0x6280 14339217Sgibbs#define ADV_INS_SINT 0x6200 14439217Sgibbs#define ADV_INS_RFLAG_WTM 0x7380 14539217Sgibbs 14639217Sgibbs#define ADV_CONFIG_LSW 0x0002 14739217Sgibbs#define ADV_CFG_LSW_ISA_DMA_CHANNEL 0x0003 14839217Sgibbs#define ADV_CFG_LSW_HOST_INT_ON 0x0020 14939217Sgibbs#define ADV_CFG_LSW_BIOS_ON 0x0040 15039217Sgibbs#define ADV_CFG_LSW_VERA_BURST_ON 0x0080 15139217Sgibbs#define ADV_CFG_LSW_SCSI_PARITY_ON 0x0800 15239217Sgibbs#define ADV_CFG_LSW_SCSIID 0x0700 15339217Sgibbs#define ADV_CFG_LSW_SCSIID_SHIFT 8 15439217Sgibbs#define ADV_CONFIG_SCSIID(cfg) ((cfg >> ADV_CFG_LSW_SCSIID_SHIFT) & ADV_MAX_TID) 15539217Sgibbs 15618781Sgibbs/* 15718781Sgibbs * Chip Revision Number 15818781Sgibbs */ 15918781Sgibbs#define ADV_NONEISA_CHIP_REVISION 0x0003 16018781Sgibbs#define ADV_CHIP_MIN_VER_VL 0x01 16118781Sgibbs#define ADV_CHIP_MAX_VER_VL 0x07 16218781Sgibbs#define ADV_CHIP_MIN_VER_PCI 0x09 16318781Sgibbs#define ADV_CHIP_MAX_VER_PCI 0x0F 16418781Sgibbs#define ADV_CHIP_VER_PCI_BIT 0x08 16539217Sgibbs#define ADV_CHIP_VER_PCI_ULTRA_3150 (ADV_CHIP_VER_PCI_BIT | 0x02) 16639217Sgibbs#define ADV_CHIP_VER_PCI_ULTRA_3050 (ADV_CHIP_VER_PCI_BIT | 0x03) 16718781Sgibbs#define ADV_CHIP_MIN_VER_ISA 0x11 16818781Sgibbs#define ADV_CHIP_MIN_VER_ISA_PNP 0x21 16918781Sgibbs#define ADV_CHIP_MAX_VER_ISA 0x27 17018781Sgibbs#define ADV_CHIP_VER_ISA_BIT 0x30 17118781Sgibbs#define ADV_CHIP_VER_ISAPNP_BIT 0x20 17218781Sgibbs#define ADV_CHIP_VER_ASYN_BUG 0x21 17318781Sgibbs#define ADV_CHIP_MIN_VER_EISA 0x41 17418781Sgibbs#define ADV_CHIP_MAX_VER_EISA 0x47 17518781Sgibbs#define ADV_CHIP_VER_EISA_BIT 0x40 17618781Sgibbs 17739217Sgibbs#define ADV_CONFIG_MSW 0x0004 17839217Sgibbs#define ADV_CFG_MSW_SCSI_TARGET_ON 0x0080 17939217Sgibbs#define ADV_CFG_MSW_LRAM_8BITS_ON 0x0800 18039217Sgibbs#define ADV_CFG_MSW_CLR_MASK 0x30C0 18118781Sgibbs 18239217Sgibbs#define ADV_EEPROM_DATA 0x0006 18339217Sgibbs 18439217Sgibbs#define ADV_EEPROM_CMD 0x0007 18539217Sgibbs#define ADV_EEPROM_CMD_READ 0x80 18639217Sgibbs#define ADV_EEPROM_CMD_WRITE 0x40 18739217Sgibbs#define ADV_EEPROM_CMD_WRITE_ENABLE 0x30 18839217Sgibbs#define ADV_EEPROM_CMD_WRITE_DISABLE 0x00 18939217Sgibbs 19039217Sgibbs#define ADV_DMA_SPEED 0x0007 19139217Sgibbs#define ADV_DEF_ISA_DMA_SPEED 4 19239217Sgibbs#define ADV_REG_FLAG 0x0007 19339217Sgibbs 19439217Sgibbs#define ADV_LRAM_DATA 0x0008 19539217Sgibbs 19639217Sgibbs#define ADV_LRAM_ADDR 0x000A 19739217Sgibbs 19839217Sgibbs#define ADV_SYN_OFFSET 0x000B 19939217Sgibbs 20039217Sgibbs#define ADV_REG_PROG_COUNTER 0x000C 20139217Sgibbs#define ADV_MCODE_START_ADDR 0x0080 20239217Sgibbs 20339217Sgibbs#define ADV_REG_IFC 0x000D 20439217Sgibbs#define ADV_IFC_REG_LOCK 0x00 20539217Sgibbs#define ADV_IFC_REG_UNLOCK 0x09 20639217Sgibbs#define ADV_IFC_WR_EN_FILTER 0x10 20739217Sgibbs#define ADV_IFC_RD_NO_EEPROM 0x10 20839217Sgibbs#define ADV_IFC_SLEW_RATE 0x20 20939217Sgibbs#define ADV_IFC_ACT_NEG 0x40 21039217Sgibbs#define ADV_IFC_INP_FILTER 0x80 21139217Sgibbs#define ADV_IFC_INIT_DEFAULT (ADV_IFC_ACT_NEG | ADV_IFC_REG_UNLOCK) 21218781Sgibbs 21318781Sgibbs#define ADV_CHIP_STATUS 0x000E 21418781Sgibbs#define ADV_CSW_TEST1 0x8000 21518781Sgibbs#define ADV_CSW_AUTO_CONFIG 0x4000 21618781Sgibbs#define ADV_CSW_RESERVED1 0x2000 21718781Sgibbs#define ADV_CSW_IRQ_WRITTEN 0x1000 21818781Sgibbs#define ADV_CSW_33MHZ_SELECTED 0x0800 21918781Sgibbs#define ADV_CSW_TEST2 0x0400 22018781Sgibbs#define ADV_CSW_TEST3 0x0200 22118781Sgibbs#define ADV_CSW_RESERVED2 0x0100 22218781Sgibbs#define ADV_CSW_DMA_DONE 0x0080 22318781Sgibbs#define ADV_CSW_FIFO_RDY 0x0040 22418781Sgibbs#define ADV_CSW_EEP_READ_DONE 0x0020 22518781Sgibbs#define ADV_CSW_HALTED 0x0010 22618781Sgibbs#define ADV_CSW_SCSI_RESET_ACTIVE 0x0008 22718781Sgibbs#define ADV_CSW_PARITY_ERR 0x0004 22818781Sgibbs#define ADV_CSW_SCSI_RESET_LATCH 0x0002 22918781Sgibbs#define ADV_CSW_INT_PENDING 0x0001 23018781Sgibbs/* 231298955Spfg * XXX I don't understand the relevance of the naming 23218781Sgibbs * convention change here. What does CIW stand for? 23318781Sgibbs * Perhaps this is to differentiate read and write 23418781Sgibbs * values? 23518781Sgibbs */ 23618781Sgibbs#define ADV_CIW_INT_ACK 0x0100 23718781Sgibbs#define ADV_CIW_TEST1 0x0200 23818781Sgibbs#define ADV_CIW_TEST2 0x0400 23918781Sgibbs#define ADV_CIW_SEL_33MHZ 0x0800 24018781Sgibbs#define ADV_CIW_IRQ_ACT 0x1000 24139217Sgibbs#define ADV_CIW_CLR_SCSI_RESET_INT 0x1000 24218781Sgibbs 24339217Sgibbs#define ADV_CHIP_CTRL 0x000F 24439217Sgibbs#define ADV_CC_CHIP_RESET 0x80 24539217Sgibbs#define ADV_CC_SCSI_RESET 0x40 24639217Sgibbs#define ADV_CC_HALT 0x20 24739217Sgibbs#define ADV_CC_SINGLE_STEP 0x10 24839217Sgibbs#define ADV_CC_DMA_ENABLE 0x08 24939217Sgibbs#define ADV_CC_TEST 0x04 25039217Sgibbs#define ADV_CC_BANK_ONE 0x02 25139217Sgibbs#define ADV_CC_DIAG 0x01 25218781Sgibbs 25339217Sgibbs#define ADV_HALTCODE_W 0x0040 25439217Sgibbs#define ADV_STOP_CODE_B 0x0034 25539217Sgibbs#define ADV_STOP_REQ_RISC_STOP 0x01 25639217Sgibbs#define ADV_STOP_ACK_RISC_STOP 0x03 25739217Sgibbs#define ADV_STOP_CLEAN_UP_BUSY_Q 0x10 25839217Sgibbs#define ADV_STOP_CLEAN_UP_DISC_Q 0x20 25939217Sgibbs#define ADV_STOP_HOST_REQ_RISC_HALT 0x40 26018781Sgibbs 26118781Sgibbs/* 26218781Sgibbs * EEPROM routine constants 26318781Sgibbs * XXX What about wide controllers? 26418781Sgibbs * Surely they have space for 8 more targets. 26518781Sgibbs */ 26618781Sgibbs#define ADV_EEPROM_CFG_BEG_VL 2 26718781Sgibbs#define ADV_EEPROM_MAX_ADDR_VL 15 26818781Sgibbs#define ADV_EEPROM_CFG_BEG 32 26918781Sgibbs#define ADV_EEPROM_MAX_ADDR 45 27018781Sgibbs#define ADV_EEPROM_MAX_RETRY 20 27118781Sgibbs 27218781Sgibbsstruct adv_eeprom_config { 27318781Sgibbs u_int16_t cfg_lsw; 27418781Sgibbs 27518781Sgibbs u_int16_t cfg_msw; 27618781Sgibbs 27718781Sgibbs u_int8_t init_sdtr; 27818781Sgibbs u_int8_t disc_enable; 27918781Sgibbs 28018781Sgibbs u_int8_t use_cmd_qng; 28118781Sgibbs u_int8_t start_motor; 28218781Sgibbs 28318781Sgibbs u_int8_t max_total_qng; 28418781Sgibbs u_int8_t max_tag_qng; 28518781Sgibbs 28618781Sgibbs u_int8_t bios_scan; 28718781Sgibbs u_int8_t power_up_wait; 28818781Sgibbs 28918781Sgibbs u_int8_t no_scam; 29018781Sgibbs u_int8_t scsi_id_dma_speed; 29118781Sgibbs#define EEPROM_SCSI_ID_MASK 0x0F 29218781Sgibbs#define EEPROM_DMA_SPEED_MASK 0xF0 29339217Sgibbs#define EEPROM_DMA_SPEED(ep) \ 29439217Sgibbs (((ep).scsi_id_dma_speed & EEPROM_DMA_SPEED_MASK) >> 4) 29539217Sgibbs#define EEPROM_SET_DMA_SPEED(ep, speed) \ 29639217Sgibbs (ep).scsi_id_dma_speed &= ~EEPROM_DMA_SPEED_MASK; \ 29739217Sgibbs (ep).scsi_id_dma_speed |= \ 29839217Sgibbs (((speed) << 4) & EEPROM_DMA_SPEED_MASK) 29918781Sgibbs#define EEPROM_SCSIID(ep) ((ep).scsi_id_dma_speed & EEPROM_SCSI_ID_MASK) 30039217Sgibbs#define EEPROM_SET_SCSIID(ep, id) \ 30139217Sgibbs (ep).scsi_id_dma_speed &= ~EEPROM_SCSI_ID_MASK; \ 30239217Sgibbs (ep).scsi_id_dma_speed |= ((id) & EEPROM_SCSI_ID_MASK) 30318781Sgibbs u_int8_t sdtr_data[8]; 30418781Sgibbs u_int8_t adapter_info[6]; 30518781Sgibbs 30618781Sgibbs u_int16_t cntl; 30718781Sgibbs 30818781Sgibbs u_int16_t chksum; 30918781Sgibbs}; 31018781Sgibbs 31139217Sgibbs/* Bank 1 */ 31239217Sgibbs#define ADV_SEQ_ACCUM 0x0000 31339217Sgibbs#define ADV_QUEUE_ELEMENT_INDEX 0x0001 31439217Sgibbs#define ADV_SEQ_INSTRUCTION_HOLD 0x0002 31539217Sgibbs#define ADV_QUEUE_ELEMENT_POINTER 0x0003 31639217Sgibbs#define ADV_HOST_DATA_FIFO_L 0x0004 31739217Sgibbs#define ADV_HOST_SCSIID 0x0005 31839217Sgibbs#define ADV_HOST_DATA_FIFO_H 0x0006 31939217Sgibbs#define ADV_SCSI_CONTROL 0x0009 32039217Sgibbs#define SC_SEL 0x80 32139217Sgibbs#define SC_BSY 0x40 32239217Sgibbs#define SC_ACK 0x20 32339217Sgibbs#define SC_REQ 0x10 32439217Sgibbs#define SC_ATN 0x08 32539217Sgibbs#define SC_IO 0x04 32639217Sgibbs#define SC_CD 0x02 32739217Sgibbs#define SC_MSG 0x01 32839217Sgibbs#define ADV_SCSIDATL 0x000B 32939217Sgibbs#define ADV_DMA_TRANSFER_CNT 0x000C 33039217Sgibbs#define ADV_DMA_TRANSFER_CNT1 0x000E 33139217Sgibbs 33218781Sgibbs/* 33318781Sgibbs * Instruction data and code segment addresses, 33418781Sgibbs * and transaction address translation (queues). 33518781Sgibbs * All addresses refer to on board LRAM. 33618781Sgibbs */ 33718781Sgibbs#define ADV_DATA_SEC_BEG 0x0080 33818781Sgibbs#define ADV_DATA_SEC_END 0x0080 33918781Sgibbs#define ADV_CODE_SEC_BEG 0x0080 34018781Sgibbs#define ADV_CODE_SEC_END 0x0080 34118781Sgibbs#define ADV_QADR_BEG 0x4000 34218781Sgibbs#define ADV_QADR_END 0x7FFF 34318781Sgibbs#define ADV_QLAST_ADR 0x7FC0 34418781Sgibbs#define ADV_QBLK_SIZE 0x40 34518781Sgibbs#define ADV_BIOS_DATA_QBEG 0xF8 34618781Sgibbs#define ADV_MAX_QNO 0xF8 34718781Sgibbs#define ADV_QADR_USED (ADV_MAX_QNO * 64) 34818781Sgibbs#define ADV_QNO_TO_QADDR(q_no) ((ADV_QADR_BEG) + ((u_int16_t)(q_no) << 6)) 34918781Sgibbs 35018781Sgibbs#define ADV_MIN_ACTIVE_QNO 0x01 35118781Sgibbs#define ADV_QLINK_END 0xFF 35218781Sgibbs 35318781Sgibbs#define ADV_MAX_SG_QUEUE 5 35418781Sgibbs#define ADV_SG_LIST_PER_Q 7 35518781Sgibbs#define ADV_MAX_SG_LIST (1 + ((ADV_SG_LIST_PER_Q) * (ADV_MAX_SG_QUEUE))) 35618781Sgibbs 35718781Sgibbs#define ADV_MIN_REMAIN_Q 0x02 35839217Sgibbs#define ADV_DEF_MAX_TOTAL_QNG 0xF0 35918781Sgibbs#define ADV_MIN_TAG_Q_PER_DVC 0x04 36018781Sgibbs#define ADV_DEF_TAG_Q_PER_DVC 0x04 36118781Sgibbs#define ADV_MIN_FREE_Q ADV_MIN_REMAIN_Q 36218781Sgibbs#define ADV_MIN_TOTAL_QNG ((ADV_MAX_SG_QUEUE)+(ADV_MIN_FREE_Q)) 36318781Sgibbs#define ADV_MAX_TOTAL_QNG 240 36418781Sgibbs#define ADV_MAX_INRAM_TAG_QNG 16 36518781Sgibbs#define ADV_MAX_PCI_INRAM_TOTAL_QNG 20 36639217Sgibbs#define ADV_MAX_PCI_ULTRA_INRAM_TOTAL_QNG 16 36739217Sgibbs#define ADV_MAX_PCI_ULTRA_INRAM_TAG_QNG 8 36818781Sgibbs 36918781Sgibbs#define ADV_DEF_IRQ_NO 10 37018781Sgibbs#define ADV_MAX_IRQ_NO 15 37118781Sgibbs#define ADV_MIN_IRQ_NO 10 37218781Sgibbs 37318781Sgibbs#define ADV_SCSIQ_CPY_BEG 4 37418781Sgibbs#define ADV_SCSIQ_SGHD_CPY_BEG 2 37518781Sgibbs 37639217Sgibbs/* SCSIQ Microcode representation offsets */ 37718781Sgibbs#define ADV_SCSIQ_B_FWD 0 37818781Sgibbs#define ADV_SCSIQ_B_BWD 1 37918781Sgibbs#define ADV_SCSIQ_B_STATUS 2 38018781Sgibbs#define ADV_SCSIQ_B_QNO 3 38118781Sgibbs#define ADV_SCSIQ_B_CNTL 4 38218781Sgibbs#define ADV_SCSIQ_B_SG_QUEUE_CNT 5 38339217Sgibbs#define ADV_SCSIQ_B_LIST_CNT 6 38439217Sgibbs#define ADV_SCSIQ_B_CUR_LIST_CNT 7 38539217Sgibbs#define ADV_SCSIQ_D_DATA_ADDR 8 38639217Sgibbs#define ADV_SCSIQ_D_DATA_CNT 12 38739217Sgibbs#define ADV_SCSIQ_B_SENSE_LEN 20 38839217Sgibbs#define ADV_SCSIQ_DONE_INFO_BEG 22 38955945Sgibbs#define ADV_SCSIQ_D_CINFO_IDX 22 39039217Sgibbs#define ADV_SCSIQ_B_TARGET_IX 26 39139217Sgibbs#define ADV_SCSIQ_B_CDB_LEN 28 39239217Sgibbs#define ADV_SCSIQ_B_TAG_CODE 29 39339217Sgibbs#define ADV_SCSIQ_W_VM_ID 30 39439217Sgibbs#define ADV_SCSIQ_DONE_STATUS 32 39539217Sgibbs#define ADV_SCSIQ_HOST_STATUS 33 39639217Sgibbs#define ADV_SCSIQ_SCSI_STATUS 34 39739217Sgibbs#define ADV_SCSIQ_CDB_BEG 36 39855945Sgibbs#define ADV_SCSIQ_B_FIRST_SG_QK_QP 48 39939217Sgibbs#define ADV_SCSIQ_B_SG_WK_QP 49 40039217Sgibbs#define ADV_SCSIQ_B_SG_WK_IX 50 40155945Sgibbs#define ADV_SCSIQ_W_ALT_DC1 52 40239217Sgibbs#define ADV_SCSIQ_DW_REMAIN_XFER_ADDR 56 40339217Sgibbs#define ADV_SCSIQ_DW_REMAIN_XFER_CNT 60 40418781Sgibbs 40518781Sgibbs/* LRAM Offsets */ 40618781Sgibbs#define ADVV_MSGOUT_BEG 0x0000 40718781Sgibbs#define ADVV_MSGOUT_SDTR_PERIOD (ADVV_MSGOUT_BEG+3) 40818781Sgibbs#define ADVV_MSGOUT_SDTR_OFFSET (ADVV_MSGOUT_BEG+4) 40918781Sgibbs 41039217Sgibbs#define ADVV_BREAK_SAVED_CODE 0x0006 41139217Sgibbs 41218781Sgibbs#define ADVV_MSGIN_BEG (ADVV_MSGOUT_BEG+8) 41318781Sgibbs#define ADVV_MSGIN_SDTR_PERIOD (ADVV_MSGIN_BEG+3) 41418781Sgibbs#define ADVV_MSGIN_SDTR_OFFSET (ADVV_MSGIN_BEG+4) 41518781Sgibbs 41618781Sgibbs#define ADVV_SDTR_DATA_BEG (ADVV_MSGIN_BEG+8) 41718781Sgibbs#define ADVV_SDTR_DONE_BEG (ADVV_SDTR_DATA_BEG+8) 41818781Sgibbs#define ADVV_MAX_DVC_QNG_BEG 0x0020 41918781Sgibbs 42039217Sgibbs#define ADVV_BREAK_ADDR 0x0028 42139217Sgibbs#define ADVV_BREAK_NOTIFY_COUNT 0x002A 42239217Sgibbs#define ADVV_BREAK_CONTROL 0x002C 42339217Sgibbs#define ADVV_BREAK_HIT_COUNT 0x002E 42439217Sgibbs 42518781Sgibbs#define ADVV_ASCDVC_ERR_CODE_W 0x0030 42618781Sgibbs#define ADVV_MCODE_CHKSUM_W 0x0032 42718781Sgibbs#define ADVV_MCODE_SIZE_W 0x0034 42818781Sgibbs#define ADVV_STOP_CODE_B 0x0036 42918781Sgibbs#define ADVV_DVC_ERR_CODE_B 0x0037 43018781Sgibbs 43118781Sgibbs#define ADVV_OVERRUN_PADDR_D 0x0038 43218781Sgibbs#define ADVV_OVERRUN_BSIZE_D 0x003C 43318781Sgibbs 43418781Sgibbs#define ADVV_HALTCODE_W 0x0040 43539217Sgibbs#define ADV_HALT_EXTMSG_IN 0x8000 43639217Sgibbs#define ADV_HALT_CHK_CONDITION 0x8100 43739217Sgibbs#define ADV_HALT_SS_QUEUE_FULL 0x8200 43839217Sgibbs#define ADV_HALT_DISABLE_ASYN_USE_SYN_FIX 0x8300 43939217Sgibbs#define ADV_HALT_ENABLE_ASYN_USE_SYN_FIX 0x8400 44039217Sgibbs#define ADV_HALT_SDTR_REJECTED 0x4000 44155945Sgibbs#define ADV_HALT_HOST_COPY_SG_LIST_TO_RISC 0x2000 44218781Sgibbs 44318781Sgibbs#define ADVV_CHKSUM_W 0x0042 44418781Sgibbs#define ADVV_MC_DATE_W 0x0044 44518781Sgibbs#define ADVV_MC_VER_W 0x0046 44618781Sgibbs#define ADVV_NEXTRDY_B 0x0048 44718781Sgibbs#define ADVV_DONENEXT_B 0x0049 44818781Sgibbs#define ADVV_USE_TAGGED_QNG_B 0x004A 44918781Sgibbs#define ADVV_SCSIBUSY_B 0x004B 45039217Sgibbs#define ADVV_Q_DONE_IN_PROGRESS_B 0x004C 45118781Sgibbs#define ADVV_CURCDB_B 0x004D 45218781Sgibbs#define ADVV_RCLUN_B 0x004E 45318781Sgibbs#define ADVV_BUSY_QHEAD_B 0x004F 45418781Sgibbs#define ADVV_DISC1_QHEAD_B 0x0050 45518781Sgibbs 45618781Sgibbs#define ADVV_DISC_ENABLE_B 0x0052 45718781Sgibbs#define ADVV_CAN_TAGGED_QNG_B 0x0053 45818781Sgibbs#define ADVV_HOSTSCSI_ID_B 0x0055 45918781Sgibbs#define ADVV_MCODE_CNTL_B 0x0056 46018781Sgibbs#define ADVV_NULL_TARGET_B 0x0057 46118781Sgibbs 46218781Sgibbs#define ADVV_FREE_Q_HEAD_W 0x0058 46318781Sgibbs#define ADVV_DONE_Q_TAIL_W 0x005A 46418781Sgibbs#define ADVV_FREE_Q_HEAD_B (ADVV_FREE_Q_HEAD_W+1) 46518781Sgibbs#define ADVV_DONE_Q_TAIL_B (ADVV_DONE_Q_TAIL_W+1) 46618781Sgibbs 46718781Sgibbs#define ADVV_HOST_FLAG_B 0x005D 46818781Sgibbs#define ADV_HOST_FLAG_IN_ISR 0x01 46918781Sgibbs#define ADV_HOST_FLAG_ACK_INT 0x02 47018781Sgibbs 47118781Sgibbs 47218781Sgibbs#define ADVV_TOTAL_READY_Q_B 0x0064 47318781Sgibbs#define ADVV_VER_SERIAL_B 0x0065 47418781Sgibbs#define ADVV_HALTCODE_SAVED_W 0x0066 47518781Sgibbs#define ADVV_WTM_FLAG_B 0x0068 47618781Sgibbs#define ADVV_RISC_FLAG_B 0x006A 47718781Sgibbs#define ADV_RISC_FLAG_GEN_INT 0x01 47818781Sgibbs#define ADV_RISC_FLAG_REQ_SG_LIST 0x02 47918781Sgibbs 48018781Sgibbs#define ADVV_REQ_SG_LIST_QP 0x006B 48139217Sgibbs 48239217Sgibbs#define ADV_TRANS_CUR 0x01 /* Modify current neogtiation status */ 48339217Sgibbs#define ADV_TRANS_ACTIVE 0x03 /* Assume this is the active target */ 48439217Sgibbs#define ADV_TRANS_GOAL 0x04 /* Modify negotiation goal */ 48539217Sgibbs#define ADV_TRANS_USER 0x08 /* Modify user negotiation settings */ 48639217Sgibbs 48739217Sgibbsstruct adv_transinfo { 48839217Sgibbs u_int8_t period; 48939217Sgibbs u_int8_t offset; 49039217Sgibbs}; 49139217Sgibbs 49239217Sgibbsstruct adv_target_transinfo { 49339217Sgibbs struct adv_transinfo current; 49439217Sgibbs struct adv_transinfo goal; 49539217Sgibbs struct adv_transinfo user; 49639217Sgibbs}; 49739217Sgibbs 49859082Snyanstruct adv_softc { 499170872Sscottl device_t dev; 500241492Sjhb struct resource *res; 501241492Sjhb long reg_off; 50255945Sgibbs struct cam_sim *sim; 50360938Sjake LIST_HEAD(, ccb_hdr) pending_ccbs; 50455945Sgibbs struct adv_ccb_info *ccb_infos; 50560938Sjake SLIST_HEAD(, adv_ccb_info) free_ccb_infos; 50655945Sgibbs bus_dma_tag_t parent_dmat; 50755945Sgibbs bus_dma_tag_t buffer_dmat; 50855945Sgibbs bus_dma_tag_t sense_dmat; 50955945Sgibbs bus_dmamap_t sense_dmamap; 51039217Sgibbs struct scsi_sense_data *sense_buffers; 51155945Sgibbs bus_addr_t sense_physbase; 51255945Sgibbs bus_addr_t overrun_physbase; 51355945Sgibbs adv_btype type; 51455945Sgibbs struct adv_target_transinfo tinfo[8]; 51555945Sgibbs target_bit_vector fix_asyn_xfer; 51655945Sgibbs target_bit_vector fix_asyn_xfer_always; 51755945Sgibbs target_bit_vector disc_enable; 51855945Sgibbs target_bit_vector user_disc_enable; 51955945Sgibbs target_bit_vector cmd_qng_enabled; 52055945Sgibbs target_bit_vector user_cmd_qng_enabled; 52155945Sgibbs u_int16_t control; 52218781Sgibbs#define ADV_CNTL_INITIATOR 0x0001 52318781Sgibbs#define ADV_CNTL_BIOS_GT_1GB 0x0002 52418781Sgibbs#define ADV_CNTL_BIOS_GT_2_DISK 0x0004 52518781Sgibbs#define ADV_CNTL_BIOS_REMOVABLE 0x0008 52618781Sgibbs#define ADV_CNTL_NO_SCAM 0x0010 52718781Sgibbs#define ADV_CNTL_INT_MULTI_Q 0x0080 52818781Sgibbs#define ADV_CNTL_NO_LUN_SUPPORT 0x0040 52918781Sgibbs#define ADV_CNTL_NO_VERIFY_COPY 0x0100 53018781Sgibbs#define ADV_CNTL_RESET_SCSI 0x0200 53118781Sgibbs#define ADV_CNTL_INIT_INQUIRY 0x0400 53218781Sgibbs#define ADV_CNTL_INIT_VERBOSE 0x0800 53318781Sgibbs#define ADV_CNTL_SCSI_PARITY 0x1000 53418781Sgibbs#define ADV_CNTL_BURST_MODE 0x2000 53539217Sgibbs#define ADV_CNTL_SDTR_ENABLE_ULTRA 0x4000 53618781Sgibbs 53755945Sgibbs u_int16_t bug_fix_control; 53839217Sgibbs#define ADV_BUG_FIX_IF_NOT_DWB 0x0001 53939217Sgibbs#define ADV_BUG_FIX_ASYN_USE_SYN 0x0002 54018781Sgibbs 54155945Sgibbs adv_state state; 54239217Sgibbs struct cam_path *path; 543241492Sjhb int init_level; 54455945Sgibbs u_int32_t max_dma_addr; 54555945Sgibbs u_int32_t max_dma_count; 54655945Sgibbs u_int8_t isa_dma_speed; 54755945Sgibbs u_int8_t isa_dma_channel; 54855945Sgibbs u_int8_t scsi_id; 54955945Sgibbs u_int8_t chip_version; 55055945Sgibbs u_int8_t max_tags_per_target; 55155945Sgibbs u_int8_t max_openings; 55255945Sgibbs u_int8_t cur_active; 55355945Sgibbs u_int8_t openings_needed; 55455945Sgibbs u_int8_t ccb_infos_allocated; 55539217Sgibbs u_int8_t *sdtr_period_tbl; 55655945Sgibbs u_int8_t sdtr_period_tbl_size; 557241492Sjhb struct mtx lock; 55818781Sgibbs}; 55918781Sgibbs 56018781Sgibbs/* 56118781Sgibbs * Structures for talking to the RISC engine. 56218781Sgibbs */ 56318781Sgibbsstruct adv_scsiq_1 { 56418781Sgibbs u_int8_t status; 56518781Sgibbs#define QS_FREE 0x00 56618781Sgibbs#define QS_READY 0x01 56718781Sgibbs#define QS_DISC1 0x02 56818781Sgibbs#define QS_DISC2 0x04 56918781Sgibbs#define QS_BUSY 0x08 57018781Sgibbs#define QS_ABORTED 0x40 57118781Sgibbs#define QS_DONE 0x80 57218781Sgibbs 57318781Sgibbs u_int8_t q_no; /* 57418781Sgibbs * Queue ID of the first queue 57518781Sgibbs * used in this transaction. 57618781Sgibbs */ 57718781Sgibbs u_int8_t cntl; 57818781Sgibbs#define QC_NO_CALLBACK 0x01 57918781Sgibbs#define QC_SG_SWAP_QUEUE 0x02 58018781Sgibbs#define QC_SG_HEAD 0x04 58118781Sgibbs#define QC_DATA_IN 0x08 58218781Sgibbs#define QC_DATA_OUT 0x10 58318781Sgibbs#define QC_URGENT 0x20 58418781Sgibbs#define QC_MSG_OUT 0x40 58518781Sgibbs#define QC_REQ_SENSE 0x80 58618781Sgibbs 58718781Sgibbs u_int8_t sg_queue_cnt; /* Number of SG entries */ 58818781Sgibbs 58918781Sgibbs u_int8_t target_id; /* target id as a bit vector */ 59018781Sgibbs u_int8_t target_lun; /* LUN - taken from our xs */ 59118781Sgibbs 59218781Sgibbs u_int32_t data_addr; /* 593298955Spfg * physical address of first 59418781Sgibbs * (possibly only) segment 59518781Sgibbs * to transfer. 59618781Sgibbs */ 59718781Sgibbs u_int32_t data_cnt; /* 59818781Sgibbs * byte count of the first 59918781Sgibbs * (possibly only) segment 60018781Sgibbs * to transfer. 60118781Sgibbs */ 60218781Sgibbs u_int32_t sense_addr; /* 60318781Sgibbs * physical address of the sense 60418781Sgibbs * buffer. 60518781Sgibbs */ 60618781Sgibbs u_int8_t sense_len; /* length of sense buffer */ 60739217Sgibbs u_int8_t extra_bytes; 60818781Sgibbs}; 60918781Sgibbs 61018781Sgibbsstruct adv_scsiq_2 { 61155945Sgibbs u_int32_t ccb_index; /* Index to our CCB Info */ 61218781Sgibbs u_int8_t target_ix; /* Combined TID and LUN */ 61318781Sgibbs 61418781Sgibbs u_int8_t flag; 61518781Sgibbs u_int8_t cdb_len; /* 61618781Sgibbs * Number of bytes in the SCSI 61718781Sgibbs * command to execute. 61818781Sgibbs */ 61918781Sgibbs u_int8_t tag_code; /* 62018781Sgibbs * Tag type for this transaction 62118781Sgibbs * (SIMPLE, ORDERED, HEAD ) 62218781Sgibbs */ 62339217Sgibbs#define ADV_TAG_FLAG_EXTRA_BYTES 0x10 62439217Sgibbs#define ADV_TAG_FLAG_DISABLE_DISCONNECT 0x04 62539217Sgibbs#define ADV_TAG_FLAG_DISABLE_ASYN_USE_SYN_FIX 0x08 62639217Sgibbs#define ADV_TAG_FLAG_DISABLE_CHK_COND_INT_HOST 0x40 62718781Sgibbs 62818781Sgibbs u_int16_t vm_id; 62918781Sgibbs}; 63018781Sgibbs 63118781Sgibbsstruct adv_scsiq_3 { 63218781Sgibbs u_int8_t done_stat; 63318781Sgibbs#define QD_IN_PROGRESS 0x00 63418781Sgibbs#define QD_NO_ERROR 0x01 63518781Sgibbs#define QD_ABORTED_BY_HOST 0x02 63618781Sgibbs#define QD_WITH_ERROR 0x04 63718781Sgibbs#define QD_INVALID_REQUEST 0x80 63818781Sgibbs#define QD_INVALID_HOST_NUM 0x81 63918781Sgibbs#define QD_INVALID_DEVICE 0x82 64018781Sgibbs#define QD_ERR_INTERNAL 0xFF 64118781Sgibbs 64218781Sgibbs u_int8_t host_stat; 64318781Sgibbs#define QHSTA_NO_ERROR 0x00 64418781Sgibbs#define QHSTA_M_SEL_TIMEOUT 0x11 64518781Sgibbs#define QHSTA_M_DATA_OVER_RUN 0x12 64618781Sgibbs#define QHSTA_M_DATA_UNDER_RUN 0x12 64718781Sgibbs#define QHSTA_M_UNEXPECTED_BUS_FREE 0x13 64818781Sgibbs#define QHSTA_M_BAD_BUS_PHASE_SEQ 0x14 64918781Sgibbs 65018781Sgibbs#define QHSTA_D_QDONE_SG_LIST_CORRUPTED 0x21 65118781Sgibbs#define QHSTA_D_ASC_DVC_ERROR_CODE_SET 0x22 65218781Sgibbs#define QHSTA_D_HOST_ABORT_FAILED 0x23 65318781Sgibbs#define QHSTA_D_EXE_SCSI_Q_FAILED 0x24 65418781Sgibbs#define QHSTA_D_EXE_SCSI_Q_BUSY_TIMEOUT 0x25 65518781Sgibbs#define QHSTA_D_ASPI_NO_BUF_POOL 0x26 65618781Sgibbs 65718781Sgibbs#define QHSTA_M_WTM_TIMEOUT 0x41 65818781Sgibbs#define QHSTA_M_BAD_CMPL_STATUS_IN 0x42 65918781Sgibbs#define QHSTA_M_NO_AUTO_REQ_SENSE 0x43 66018781Sgibbs#define QHSTA_M_AUTO_REQ_SENSE_FAIL 0x44 66118781Sgibbs#define QHSTA_M_TARGET_STATUS_BUSY 0x45 66218781Sgibbs#define QHSTA_M_BAD_TAG_CODE 0x46 66318781Sgibbs 66418781Sgibbs#define QHSTA_M_BAD_QUEUE_FULL_OR_BUSY 0x47 66539217Sgibbs#define QHSTA_M_HUNG_REQ_SCSI_BUS_RESET 0x48 66618781Sgibbs 66718781Sgibbs#define QHSTA_D_LRAM_CMP_ERROR 0x81 66818781Sgibbs 66918781Sgibbs#define QHSTA_M_MICRO_CODE_ERROR_HALT 0xA1 67018781Sgibbs 67118781Sgibbs u_int8_t scsi_stat; 67218781Sgibbs u_int8_t scsi_msg; 67318781Sgibbs}; 67418781Sgibbs 67518781Sgibbsstruct adv_scsiq_4 { 67618781Sgibbs u_int8_t cdb[ADV_MAX_CDB_LEN]; 67718781Sgibbs u_int8_t y_first_sg_list_qp; 67818781Sgibbs u_int8_t y_working_sg_qp; 67918781Sgibbs u_int8_t y_working_sg_ix; 68039217Sgibbs u_int8_t y_res; 68118781Sgibbs u_int16_t x_req_count; 68218781Sgibbs u_int16_t x_reconnect_rtn; 68318781Sgibbs u_int32_t x_saved_data_addr; 68418781Sgibbs u_int32_t x_saved_data_cnt; 68518781Sgibbs}; 68618781Sgibbs 68718781Sgibbsstruct adv_q_done_info { 68818781Sgibbs struct adv_scsiq_2 d2; 68918781Sgibbs struct adv_scsiq_3 d3; 69018781Sgibbs u_int8_t q_status; 69118781Sgibbs u_int8_t q_no; 69218781Sgibbs u_int8_t cntl; 69318781Sgibbs u_int8_t sense_len; 69439217Sgibbs u_int8_t extra_bytes; 69518781Sgibbs u_int8_t res; 69618781Sgibbs u_int32_t remain_bytes; 69718781Sgibbs}; 69818781Sgibbs 69918781Sgibbsstruct adv_sg_entry { 70018781Sgibbs u_int32_t addr; 70118781Sgibbs u_int32_t bytes; 70218781Sgibbs}; 70318781Sgibbs 70418781Sgibbsstruct adv_sg_head { 70539217Sgibbs u_int16_t entry_cnt; /* 70639217Sgibbs * Number of SG entries 70739217Sgibbs * in this list 70839217Sgibbs */ 70918781Sgibbs 71039217Sgibbs u_int16_t queue_cnt; /* 71139217Sgibbs * Number of queues required 71239217Sgibbs * to store entry_cnt 71339217Sgibbs * SG entries. 71418781Sgibbs */ 71518781Sgibbs 71639217Sgibbs u_int16_t entry_to_copy; /* 71739217Sgibbs * Number of SG entries to 71839217Sgibbs * copy to the board. 71918781Sgibbs */ 72039217Sgibbs u_int16_t res; 72139217Sgibbs struct adv_sg_entry *sg_list; 72218781Sgibbs}; 72318781Sgibbs 72418781Sgibbs#define QCX_SORT (0x0001) 72518781Sgibbs#define QCX_COALEASE (0x0002) 72618781Sgibbs 72718781Sgibbsstruct adv_scsi_q { 72818781Sgibbs struct adv_scsiq_1 q1; 72918781Sgibbs struct adv_scsiq_2 q2; 73039217Sgibbs u_int8_t *cdbptr; /* 73118781Sgibbs * Pointer to the SCSI command 73218781Sgibbs * to execute. 73318781Sgibbs */ 73418781Sgibbs 73518781Sgibbs struct adv_sg_head *sg_head; /* 73618781Sgibbs * Pointer to possible SG list 73718781Sgibbs */ 73818781Sgibbs}; 73918781Sgibbs 74018781Sgibbsstruct adv_scsi_req_q { 74118781Sgibbs struct adv_scsiq_1 r1; 74218781Sgibbs struct adv_scsiq_2 r2; 74318781Sgibbs u_int8_t *cdbptr; 74418781Sgibbs struct adv_sg_head *sg_head; 74518781Sgibbs u_int8_t *sense_ptr; 74618781Sgibbs struct adv_scsiq_3 r3; 74718781Sgibbs u_int8_t cdb[ADV_MAX_CDB_LEN]; 74818781Sgibbs u_int8_t sense[ADV_MIN_SENSE_LEN]; 74918781Sgibbs}; 75018781Sgibbs 75118781Sgibbsstruct adv_risc_q { 75218781Sgibbs u_int8_t fwd; 75318781Sgibbs u_int8_t bwd; 75418781Sgibbs struct adv_scsiq_1 i1; 75518781Sgibbs struct adv_scsiq_2 i2; 75618781Sgibbs struct adv_scsiq_3 i3; 75718781Sgibbs struct adv_scsiq_4 i4; 75818781Sgibbs}; 75918781Sgibbs 76018781Sgibbsstruct adv_sg_list_q { 76118781Sgibbs u_int8_t seq_no; 76218781Sgibbs u_int8_t q_no; 76318781Sgibbs u_int8_t cntl; 76418781Sgibbs#define QCSG_SG_XFER_LIST 0x02 76518781Sgibbs#define QCSG_SG_XFER_MORE 0x04 76618781Sgibbs#define QCSG_SG_XFER_END 0x08 76718781Sgibbs 76818781Sgibbs u_int8_t sg_head_qp; 76918781Sgibbs u_int8_t sg_list_cnt; 77018781Sgibbs u_int8_t sg_cur_list_cnt; 77118781Sgibbs}; 77218781Sgibbs#define ADV_SGQ_B_SG_CNTL 4 77318781Sgibbs#define ADV_SGQ_B_SG_HEAD_QP 5 77418781Sgibbs#define ADV_SGQ_B_SG_LIST_CNT 6 77518781Sgibbs#define ADV_SGQ_B_SG_CUR_LIST_CNT 7 77618781Sgibbs#define ADV_SGQ_LIST_BEG 8 77718781Sgibbs 77818781Sgibbsstruct asc_risc_sg_list_q { 77918781Sgibbs u_int8_t fwd; 78018781Sgibbs u_int8_t bwd; 78118781Sgibbs struct adv_sg_list_q sg; 78239217Sgibbs struct adv_sg_entry sg_list[ADV_SG_LIST_PER_Q]; 78318781Sgibbs}; 78418781Sgibbs 78539217Sgibbs/* Chip Register functions */ 78639217Sgibbsvoid adv_set_bank(struct adv_softc *adv, u_int8_t bank); 78718781Sgibbs 78818781Sgibbs/* LRAM routines */ 78939217Sgibbsu_int8_t adv_read_lram_8(struct adv_softc *adv, u_int16_t addr); 79039217Sgibbsvoid adv_write_lram_8(struct adv_softc *adv, u_int16_t addr, 79139217Sgibbs u_int8_t value); 79239217Sgibbsu_int16_t adv_read_lram_16(struct adv_softc *adv, u_int16_t addr); 79339217Sgibbsvoid adv_write_lram_16(struct adv_softc *adv, u_int16_t addr, 79439217Sgibbs u_int16_t value); 79518781Sgibbs 796298955Spfg/* Initialization */ 797241492Sjhbint adv_find_signature(struct resource *res); 79839217Sgibbsvoid adv_lib_init(struct adv_softc *adv); 79918781Sgibbs 80039217Sgibbsu_int16_t adv_get_eeprom_config(struct adv_softc *adv, 80139217Sgibbs struct adv_eeprom_config *eeprom_config); 80239217Sgibbsint adv_set_eeprom_config(struct adv_softc *adv, 80339217Sgibbs struct adv_eeprom_config *eeprom_config); 80455945Sgibbsint adv_reset_chip(struct adv_softc *adv, int reset_bus); 80539217Sgibbsint adv_test_external_lram(struct adv_softc* adv); 80639217Sgibbsint adv_init_lram_and_mcode(struct adv_softc *adv); 80739217Sgibbsu_int8_t adv_get_chip_irq(struct adv_softc *adv); 80839217Sgibbsu_int8_t adv_set_chip_irq(struct adv_softc *adv, u_int8_t irq_no); 80939217Sgibbsvoid adv_set_chip_scsiid(struct adv_softc *adv, int new_id); 81039217Sgibbs 81118781Sgibbs/* Queue handling and execution */ 81239217Sgibbsint adv_execute_scsi_queue(struct adv_softc *adv, 81339217Sgibbs struct adv_scsi_q *scsiq, 81439217Sgibbs u_int32_t datalen); 81539217Sgibbsu_int8_t adv_copy_lram_doneq(struct adv_softc *adv, u_int16_t q_addr, 81639217Sgibbs struct adv_q_done_info *scsiq, u_int32_t max_dma_count); 81718781Sgibbs 81818781Sgibbs/* Chip Control */ 81939217Sgibbsint adv_start_chip(struct adv_softc *adv); 82039217Sgibbsvoid adv_start_execution(struct adv_softc *adv); 82139217Sgibbsint adv_stop_execution(struct adv_softc *adv); 82255945Sgibbsint adv_stop_chip(struct adv_softc *adv); 82339217Sgibbsint adv_is_chip_halted(struct adv_softc *adv); 82418781Sgibbs 82518781Sgibbs/* Interrupt processing */ 82639217Sgibbsvoid adv_ack_interrupt(struct adv_softc *adv); 82739217Sgibbsvoid adv_isr_chip_halted(struct adv_softc *adv); 82839217Sgibbs 82939217Sgibbs/* SDTR Conversion */ 83039217Sgibbsvoid adv_set_syncrate(struct adv_softc *adv, struct cam_path *path, 83139217Sgibbs u_int target_id, u_int period, u_int offset, 83239217Sgibbs u_int type); 83339217Sgibbsvoid adv_sdtr_to_period_offset(struct adv_softc *adv, 83439217Sgibbs u_int8_t sync_data, u_int8_t *period, 83539217Sgibbs u_int8_t *offset, int tid); 83639217Sgibbsu_int8_t adv_period_offset_to_sdtr(struct adv_softc *adv, u_int *period, 83739217Sgibbs u_int *offset, int tid); 83839217Sgibbs 83939217Sgibbs/* Error recovery */ 84045964Sgibbsunion ccb; 84139217Sgibbsint adv_abort_ccb(struct adv_softc *adv, int target, int lun, 84239217Sgibbs union ccb *ccb, u_int32_t status, int queued_only); 84355945Sgibbsint adv_reset_bus(struct adv_softc *adv, int initiate_reset); 84439217Sgibbs 84539217Sgibbs/* Async event callback */ 84639217Sgibbsvoid advasync(void *callback_arg, u_int32_t code, 84739217Sgibbs struct cam_path *path, void *arg); 84839217Sgibbs 84939217Sgibbs#define ADV_INB(adv, offset) \ 850241492Sjhb bus_read_1((adv)->res, (adv)->reg_off + offset) 85139217Sgibbs#define ADV_INW(adv, offset) \ 852241492Sjhb bus_read_2((adv)->res, (adv)->reg_off + offset) 85339217Sgibbs#define ADV_INSB(adv, offset, valp, count) \ 854241492Sjhb bus_read_multi_1((adv)->res, (adv)->reg_off + offset, valp, count) 85539217Sgibbs 85639217Sgibbs/* These controllers seem to have problems with PIO on some fast processors */ 85739217Sgibbsstatic __inline void ADV_INSW(struct adv_softc *, u_int, u_int16_t *, u_int); 85839217Sgibbsstatic __inline void 85939217SgibbsADV_INSW(struct adv_softc *adv, u_int offset, u_int16_t *valp, u_int count) 86039217Sgibbs{ 86139217Sgibbs while (count--) 862241492Sjhb *valp++ = bus_read_2(adv->res, adv->reg_off + offset); 86339217Sgibbs} 86439217Sgibbs 86539217Sgibbs#define ADV_OUTB(adv, offset, val) \ 866241492Sjhb bus_write_1((adv)->res, (adv)->reg_off + offset, val) 86739217Sgibbs#define ADV_OUTW(adv, offset, val) \ 868241492Sjhb bus_write_2((adv)->res, (adv)->reg_off + offset, val) 86939217Sgibbs 87039217Sgibbs/* These controllers seem to have problems with PIO on some fast processors */ 87139217Sgibbsstatic __inline void ADV_OUTSW(struct adv_softc *, u_int, u_int16_t *, u_int); 87239217Sgibbsstatic __inline void 87339217SgibbsADV_OUTSW(struct adv_softc *adv, u_int offset, u_int16_t *valp, u_int count) 87439217Sgibbs{ 87539217Sgibbs while (count--) 876241492Sjhb bus_write_2(adv->res, adv->reg_off + offset, *valp++); 87739217Sgibbs} 87839217Sgibbs 87939217Sgibbs#endif /* _ADVLIB_H_ */ 880