RegisterInfoEmitter.cpp revision 224145
1193323Sed//===- RegisterInfoEmitter.cpp - Generate a Register File Desc. -*- C++ -*-===// 2193323Sed// 3193323Sed// The LLVM Compiler Infrastructure 4193323Sed// 5193323Sed// This file is distributed under the University of Illinois Open Source 6193323Sed// License. See LICENSE.TXT for details. 7193323Sed// 8193323Sed//===----------------------------------------------------------------------===// 9193323Sed// 10193323Sed// This tablegen backend is responsible for emitting a description of a target 11193323Sed// register file for a code generator. It uses instances of the Register, 12193323Sed// RegisterAliases, and RegisterClass classes to gather this information. 13193323Sed// 14193323Sed//===----------------------------------------------------------------------===// 15193323Sed 16193323Sed#include "RegisterInfoEmitter.h" 17193323Sed#include "CodeGenTarget.h" 18193323Sed#include "CodeGenRegisters.h" 19193323Sed#include "Record.h" 20193323Sed#include "llvm/ADT/StringExtras.h" 21193323Sed#include "llvm/ADT/STLExtras.h" 22224145Sdim#include "llvm/Support/Format.h" 23195340Sed#include <algorithm> 24193323Sed#include <set> 25193323Sedusing namespace llvm; 26193323Sed 27193323Sed// runEnums - Print out enum values for all of the registers. 28224145Sdimvoid 29224145SdimRegisterInfoEmitter::runEnums(raw_ostream &OS, 30224145Sdim CodeGenTarget &Target, CodeGenRegBank &Bank) { 31224145Sdim const std::vector<CodeGenRegister*> &Registers = Bank.getRegisters(); 32193323Sed 33224145Sdim std::string Namespace = Registers[0]->TheDef->getValueAsString("Namespace"); 34193323Sed 35193323Sed EmitSourceFileHeader("Target Register Enum Values", OS); 36224145Sdim 37224145Sdim OS << "\n#ifdef GET_REGINFO_ENUM\n"; 38224145Sdim OS << "#undef GET_REGINFO_ENUM\n"; 39224145Sdim 40193323Sed OS << "namespace llvm {\n\n"; 41193323Sed 42193323Sed if (!Namespace.empty()) 43193323Sed OS << "namespace " << Namespace << " {\n"; 44208599Srdivacky OS << "enum {\n NoRegister,\n"; 45193323Sed 46193323Sed for (unsigned i = 0, e = Registers.size(); i != e; ++i) 47224145Sdim OS << " " << Registers[i]->getName() << " = " << 48224145Sdim Registers[i]->EnumValue << ",\n"; 49224145Sdim assert(Registers.size() == Registers[Registers.size()-1]->EnumValue && 50221345Sdim "Register enum value mismatch!"); 51208599Srdivacky OS << " NUM_TARGET_REGS \t// " << Registers.size()+1 << "\n"; 52208599Srdivacky OS << "};\n"; 53193323Sed if (!Namespace.empty()) 54193323Sed OS << "}\n"; 55208599Srdivacky 56224145Sdim const std::vector<CodeGenRegisterClass> &RegisterClasses = 57224145Sdim Target.getRegisterClasses(); 58224145Sdim if (!RegisterClasses.empty()) { 59224145Sdim OS << "\n// Register classes\n"; 60208599Srdivacky if (!Namespace.empty()) 61208599Srdivacky OS << "namespace " << Namespace << " {\n"; 62224145Sdim OS << "enum {\n"; 63224145Sdim for (unsigned i = 0, e = RegisterClasses.size(); i != e; ++i) { 64224145Sdim if (i) OS << ",\n"; 65224145Sdim OS << " " << RegisterClasses[i].getName() << "RegClassID"; 66224145Sdim OS << " = " << i; 67224145Sdim } 68224145Sdim OS << "\n };\n"; 69224145Sdim if (!Namespace.empty()) 70224145Sdim OS << "}\n"; 71224145Sdim } 72224145Sdim 73224145Sdim const std::vector<Record*> RegAltNameIndices = Target.getRegAltNameIndices(); 74224145Sdim // If the only definition is the default NoRegAltName, we don't need to 75224145Sdim // emit anything. 76224145Sdim if (RegAltNameIndices.size() > 1) { 77224145Sdim OS << "\n// Register alternate name indices\n"; 78224145Sdim if (!Namespace.empty()) 79224145Sdim OS << "namespace " << Namespace << " {\n"; 80224145Sdim OS << "enum {\n"; 81224145Sdim for (unsigned i = 0, e = RegAltNameIndices.size(); i != e; ++i) 82224145Sdim OS << " " << RegAltNameIndices[i]->getName() << ",\t// " << i << "\n"; 83224145Sdim OS << " NUM_TARGET_REG_ALT_NAMES = " << RegAltNameIndices.size() << "\n"; 84208599Srdivacky OS << "};\n"; 85208599Srdivacky if (!Namespace.empty()) 86208599Srdivacky OS << "}\n"; 87208599Srdivacky } 88224145Sdim 89224145Sdim 90193323Sed OS << "} // End llvm namespace \n"; 91224145Sdim OS << "#endif // GET_REGINFO_ENUM\n\n"; 92193323Sed} 93193323Sed 94224145Sdim// 95224145Sdim// runMCDesc - Print out MC register descriptions. 96224145Sdim// 97224145Sdimvoid 98224145SdimRegisterInfoEmitter::runMCDesc(raw_ostream &OS, CodeGenTarget &Target, 99224145Sdim CodeGenRegBank &RegBank) { 100224145Sdim EmitSourceFileHeader("MC Register Information", OS); 101224145Sdim 102224145Sdim OS << "\n#ifdef GET_REGINFO_MC_DESC\n"; 103224145Sdim OS << "#undef GET_REGINFO_MC_DESC\n"; 104224145Sdim 105224145Sdim std::map<const CodeGenRegister*, CodeGenRegister::Set> Overlaps; 106224145Sdim RegBank.computeOverlaps(Overlaps); 107224145Sdim 108224145Sdim OS << "namespace llvm {\n\n"; 109224145Sdim 110224145Sdim const std::string &TargetName = Target.getName(); 111224145Sdim std::string ClassName = TargetName + "GenMCRegisterInfo"; 112224145Sdim OS << "struct " << ClassName << " : public MCRegisterInfo {\n" 113224145Sdim << " explicit " << ClassName << "(const MCRegisterDesc *D);\n"; 114224145Sdim OS << "};\n"; 115224145Sdim 116224145Sdim OS << "\nnamespace {\n"; 117224145Sdim 118224145Sdim const std::vector<CodeGenRegister*> &Regs = RegBank.getRegisters(); 119224145Sdim 120224145Sdim // Emit an overlap list for all registers. 121224145Sdim for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 122224145Sdim const CodeGenRegister *Reg = Regs[i]; 123224145Sdim const CodeGenRegister::Set &O = Overlaps[Reg]; 124224145Sdim // Move Reg to the front so TRI::getAliasSet can share the list. 125224145Sdim OS << " const unsigned " << Reg->getName() << "_Overlaps[] = { " 126224145Sdim << getQualifiedName(Reg->TheDef) << ", "; 127224145Sdim for (CodeGenRegister::Set::const_iterator I = O.begin(), E = O.end(); 128224145Sdim I != E; ++I) 129224145Sdim if (*I != Reg) 130224145Sdim OS << getQualifiedName((*I)->TheDef) << ", "; 131224145Sdim OS << "0 };\n"; 132224145Sdim } 133224145Sdim 134224145Sdim // Emit the empty sub-registers list 135224145Sdim OS << " const unsigned Empty_SubRegsSet[] = { 0 };\n"; 136224145Sdim // Loop over all of the registers which have sub-registers, emitting the 137224145Sdim // sub-registers list to memory. 138224145Sdim for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 139224145Sdim const CodeGenRegister &Reg = *Regs[i]; 140224145Sdim if (Reg.getSubRegs().empty()) 141224145Sdim continue; 142224145Sdim // getSubRegs() orders by SubRegIndex. We want a topological order. 143224145Sdim SetVector<CodeGenRegister*> SR; 144224145Sdim Reg.addSubRegsPreOrder(SR); 145224145Sdim OS << " const unsigned " << Reg.getName() << "_SubRegsSet[] = { "; 146224145Sdim for (unsigned j = 0, je = SR.size(); j != je; ++j) 147224145Sdim OS << getQualifiedName(SR[j]->TheDef) << ", "; 148224145Sdim OS << "0 };\n"; 149224145Sdim } 150224145Sdim 151224145Sdim // Emit the empty super-registers list 152224145Sdim OS << " const unsigned Empty_SuperRegsSet[] = { 0 };\n"; 153224145Sdim // Loop over all of the registers which have super-registers, emitting the 154224145Sdim // super-registers list to memory. 155224145Sdim for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 156224145Sdim const CodeGenRegister &Reg = *Regs[i]; 157224145Sdim const CodeGenRegister::SuperRegList &SR = Reg.getSuperRegs(); 158224145Sdim if (SR.empty()) 159224145Sdim continue; 160224145Sdim OS << " const unsigned " << Reg.getName() << "_SuperRegsSet[] = { "; 161224145Sdim for (unsigned j = 0, je = SR.size(); j != je; ++j) 162224145Sdim OS << getQualifiedName(SR[j]->TheDef) << ", "; 163224145Sdim OS << "0 };\n"; 164224145Sdim } 165224145Sdim OS << "}\n"; // End of anonymous namespace... 166224145Sdim 167224145Sdim OS << "\nMCRegisterDesc " << TargetName 168224145Sdim << "RegDesc[] = { // Descriptors\n"; 169224145Sdim OS << " { \"NOREG\",\t0,\t0,\t0 },\n"; 170224145Sdim 171224145Sdim // Now that register alias and sub-registers sets have been emitted, emit the 172224145Sdim // register descriptors now. 173224145Sdim for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 174224145Sdim const CodeGenRegister &Reg = *Regs[i]; 175224145Sdim OS << " { \""; 176224145Sdim OS << Reg.getName() << "\",\t" << Reg.getName() << "_Overlaps,\t"; 177224145Sdim if (!Reg.getSubRegs().empty()) 178224145Sdim OS << Reg.getName() << "_SubRegsSet,\t"; 179224145Sdim else 180224145Sdim OS << "Empty_SubRegsSet,\t"; 181224145Sdim if (!Reg.getSuperRegs().empty()) 182224145Sdim OS << Reg.getName() << "_SuperRegsSet"; 183224145Sdim else 184224145Sdim OS << "Empty_SuperRegsSet"; 185224145Sdim OS << " },\n"; 186224145Sdim } 187224145Sdim OS << "};\n\n"; // End of register descriptors... 188224145Sdim 189224145Sdim // MCRegisterInfo initialization routine. 190224145Sdim OS << "static inline void Init" << TargetName 191224145Sdim << "MCRegisterInfo(MCRegisterInfo *RI) {\n"; 192224145Sdim OS << " RI->InitMCRegisterInfo(" << TargetName << "RegDesc, " 193224145Sdim << Regs.size()+1 << ");\n}\n\n"; 194224145Sdim 195224145Sdim OS << "} // End llvm namespace \n"; 196224145Sdim OS << "#endif // GET_REGINFO_MC_DESC\n\n"; 197224145Sdim} 198224145Sdim 199224145Sdimvoid 200224145SdimRegisterInfoEmitter::runTargetHeader(raw_ostream &OS, CodeGenTarget &Target, 201224145Sdim CodeGenRegBank &RegBank) { 202193323Sed EmitSourceFileHeader("Register Information Header Fragment", OS); 203224145Sdim 204224145Sdim OS << "\n#ifdef GET_REGINFO_HEADER\n"; 205224145Sdim OS << "#undef GET_REGINFO_HEADER\n"; 206224145Sdim 207193323Sed const std::string &TargetName = Target.getName(); 208193323Sed std::string ClassName = TargetName + "GenRegisterInfo"; 209193323Sed 210193323Sed OS << "#include \"llvm/Target/TargetRegisterInfo.h\"\n"; 211193323Sed OS << "#include <string>\n\n"; 212193323Sed 213193323Sed OS << "namespace llvm {\n\n"; 214193323Sed 215193323Sed OS << "struct " << ClassName << " : public TargetRegisterInfo {\n" 216224145Sdim << " explicit " << ClassName << "();\n" 217193323Sed << " virtual int getDwarfRegNumFull(unsigned RegNum, " 218193323Sed << "unsigned Flavour) const;\n" 219223017Sdim << " virtual int getLLVMRegNumFull(unsigned DwarfRegNum, " 220223017Sdim << "unsigned Flavour) const;\n" 221193323Sed << " virtual int getDwarfRegNum(unsigned RegNum, bool isEH) const = 0;\n" 222193323Sed << " virtual bool needsStackRealignment(const MachineFunction &) const\n" 223193323Sed << " { return false; }\n" 224193323Sed << " unsigned getSubReg(unsigned RegNo, unsigned Index) const;\n" 225199481Srdivacky << " unsigned getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const;\n" 226210299Sed << " unsigned composeSubRegIndices(unsigned, unsigned) const;\n" 227193323Sed << "};\n\n"; 228193323Sed 229224145Sdim const std::vector<Record*> &SubRegIndices = RegBank.getSubRegIndices(); 230224145Sdim if (!SubRegIndices.empty()) { 231224145Sdim OS << "\n// Subregister indices\n"; 232224145Sdim std::string Namespace = SubRegIndices[0]->getValueAsString("Namespace"); 233224145Sdim if (!Namespace.empty()) 234224145Sdim OS << "namespace " << Namespace << " {\n"; 235224145Sdim OS << "enum {\n NoSubRegister,\n"; 236224145Sdim for (unsigned i = 0, e = RegBank.getNumNamedIndices(); i != e; ++i) 237224145Sdim OS << " " << SubRegIndices[i]->getName() << ",\t// " << i+1 << "\n"; 238224145Sdim OS << " NUM_TARGET_NAMED_SUBREGS = " << SubRegIndices.size()+1 << "\n"; 239224145Sdim OS << "};\n"; 240224145Sdim if (!Namespace.empty()) 241224145Sdim OS << "}\n"; 242224145Sdim } 243224145Sdim 244193323Sed const std::vector<CodeGenRegisterClass> &RegisterClasses = 245193323Sed Target.getRegisterClasses(); 246193323Sed 247193323Sed if (!RegisterClasses.empty()) { 248193323Sed OS << "namespace " << RegisterClasses[0].Namespace 249193323Sed << " { // Register classes\n"; 250221345Sdim 251193323Sed for (unsigned i = 0, e = RegisterClasses.size(); i != e; ++i) { 252224145Sdim const CodeGenRegisterClass &RC = RegisterClasses[i]; 253224145Sdim const std::string &Name = RC.getName(); 254193323Sed 255193323Sed // Output the register class definition. 256193323Sed OS << " struct " << Name << "Class : public TargetRegisterClass {\n" 257224145Sdim << " " << Name << "Class();\n"; 258224145Sdim if (!RC.AltOrderSelect.empty()) 259224145Sdim OS << " ArrayRef<unsigned> " 260224145Sdim "getRawAllocationOrder(const MachineFunction&) const;\n"; 261224145Sdim OS << " };\n"; 262193323Sed 263193323Sed // Output the extern for the instance. 264193323Sed OS << " extern " << Name << "Class\t" << Name << "RegClass;\n"; 265193323Sed // Output the extern for the pointer to the instance (should remove). 266193323Sed OS << " static TargetRegisterClass * const "<< Name <<"RegisterClass = &" 267193323Sed << Name << "RegClass;\n"; 268193323Sed } 269193323Sed OS << "} // end of namespace " << TargetName << "\n\n"; 270193323Sed } 271193323Sed OS << "} // End llvm namespace \n"; 272224145Sdim OS << "#endif // GET_REGINFO_HEADER\n\n"; 273193323Sed} 274193323Sed 275224145Sdim// 276224145Sdim// runTargetDesc - Output the target register and register file descriptions. 277224145Sdim// 278224145Sdimvoid 279224145SdimRegisterInfoEmitter::runTargetDesc(raw_ostream &OS, CodeGenTarget &Target, 280224145Sdim CodeGenRegBank &RegBank){ 281224145Sdim EmitSourceFileHeader("Target Register and Register Classes Information", OS); 282193323Sed 283224145Sdim OS << "\n#ifdef GET_REGINFO_TARGET_DESC\n"; 284224145Sdim OS << "#undef GET_REGINFO_TARGET_DESC\n"; 285193323Sed 286193323Sed OS << "namespace llvm {\n\n"; 287193323Sed 288223017Sdim // Start out by emitting each of the register classes. 289193323Sed const std::vector<CodeGenRegisterClass> &RegisterClasses = 290193323Sed Target.getRegisterClasses(); 291193323Sed 292223017Sdim // Collect all registers belonging to any allocatable class. 293223017Sdim std::set<Record*> AllocatableRegs; 294223017Sdim 295193323Sed // Loop over all of the register classes... emitting each one. 296193323Sed OS << "namespace { // Register classes...\n"; 297193323Sed 298193323Sed // Emit the register enum value arrays for each RegisterClass 299193323Sed for (unsigned rc = 0, e = RegisterClasses.size(); rc != e; ++rc) { 300193323Sed const CodeGenRegisterClass &RC = RegisterClasses[rc]; 301224145Sdim ArrayRef<Record*> Order = RC.getOrder(); 302193323Sed 303223017Sdim // Collect allocatable registers. 304223017Sdim if (RC.Allocatable) 305224145Sdim AllocatableRegs.insert(Order.begin(), Order.end()); 306223017Sdim 307193323Sed // Give the register class a legal C name if it's anonymous. 308224145Sdim std::string Name = RC.getName(); 309221345Sdim 310193323Sed // Emit the register list now. 311193323Sed OS << " // " << Name << " Register Class...\n" 312193323Sed << " static const unsigned " << Name 313193323Sed << "[] = {\n "; 314224145Sdim for (unsigned i = 0, e = Order.size(); i != e; ++i) { 315224145Sdim Record *Reg = Order[i]; 316193323Sed OS << getQualifiedName(Reg) << ", "; 317193323Sed } 318193323Sed OS << "\n };\n\n"; 319193323Sed } 320193323Sed 321193323Sed // Emit the ValueType arrays for each RegisterClass 322193323Sed for (unsigned rc = 0, e = RegisterClasses.size(); rc != e; ++rc) { 323193323Sed const CodeGenRegisterClass &RC = RegisterClasses[rc]; 324221345Sdim 325193323Sed // Give the register class a legal C name if it's anonymous. 326224145Sdim std::string Name = RC.getName() + "VTs"; 327221345Sdim 328193323Sed // Emit the register list now. 329221345Sdim OS << " // " << Name 330193323Sed << " Register Class Value Types...\n" 331198090Srdivacky << " static const EVT " << Name 332193323Sed << "[] = {\n "; 333193323Sed for (unsigned i = 0, e = RC.VTs.size(); i != e; ++i) 334193323Sed OS << getEnumName(RC.VTs[i]) << ", "; 335193323Sed OS << "MVT::Other\n };\n\n"; 336193323Sed } 337193323Sed OS << "} // end anonymous namespace\n\n"; 338221345Sdim 339193323Sed // Now that all of the structs have been emitted, emit the instances. 340193323Sed if (!RegisterClasses.empty()) { 341193323Sed OS << "namespace " << RegisterClasses[0].Namespace 342193323Sed << " { // Register class instances\n"; 343193323Sed for (unsigned i = 0, e = RegisterClasses.size(); i != e; ++i) 344193323Sed OS << " " << RegisterClasses[i].getName() << "Class\t" 345193323Sed << RegisterClasses[i].getName() << "RegClass;\n"; 346221345Sdim 347193323Sed std::map<unsigned, std::set<unsigned> > SuperClassMap; 348193323Sed std::map<unsigned, std::set<unsigned> > SuperRegClassMap; 349193323Sed OS << "\n"; 350193323Sed 351223017Sdim unsigned NumSubRegIndices = RegBank.getSubRegIndices().size(); 352193323Sed 353208599Srdivacky if (NumSubRegIndices) { 354208599Srdivacky // Emit the sub-register classes for each RegisterClass 355208599Srdivacky for (unsigned rc = 0, e = RegisterClasses.size(); rc != e; ++rc) { 356208599Srdivacky const CodeGenRegisterClass &RC = RegisterClasses[rc]; 357208599Srdivacky std::vector<Record*> SRC(NumSubRegIndices); 358208599Srdivacky for (DenseMap<Record*,Record*>::const_iterator 359208599Srdivacky i = RC.SubRegClasses.begin(), 360208599Srdivacky e = RC.SubRegClasses.end(); i != e; ++i) { 361208599Srdivacky // Build SRC array. 362223017Sdim unsigned idx = RegBank.getSubRegIndexNo(i->first); 363208599Srdivacky SRC.at(idx-1) = i->second; 364193323Sed 365208599Srdivacky // Find the register class number of i->second for SuperRegClassMap. 366208599Srdivacky for (unsigned rc2 = 0, e2 = RegisterClasses.size(); rc2 != e2; ++rc2) { 367208599Srdivacky const CodeGenRegisterClass &RC2 = RegisterClasses[rc2]; 368208599Srdivacky if (RC2.TheDef == i->second) { 369208599Srdivacky SuperRegClassMap[rc2].insert(rc); 370208599Srdivacky break; 371208599Srdivacky } 372208599Srdivacky } 373208599Srdivacky } 374193323Sed 375208599Srdivacky // Give the register class a legal C name if it's anonymous. 376208599Srdivacky std::string Name = RC.TheDef->getName(); 377193323Sed 378208599Srdivacky OS << " // " << Name 379208599Srdivacky << " Sub-register Classes...\n" 380208599Srdivacky << " static const TargetRegisterClass* const " 381208599Srdivacky << Name << "SubRegClasses[] = {\n "; 382193323Sed 383208599Srdivacky for (unsigned idx = 0; idx != NumSubRegIndices; ++idx) { 384208599Srdivacky if (idx) 385208599Srdivacky OS << ", "; 386208599Srdivacky if (SRC[idx]) 387208599Srdivacky OS << "&" << getQualifiedName(SRC[idx]) << "RegClass"; 388208599Srdivacky else 389208599Srdivacky OS << "0"; 390193323Sed } 391208599Srdivacky OS << "\n };\n\n"; 392193323Sed } 393193323Sed 394208599Srdivacky // Emit the super-register classes for each RegisterClass 395208599Srdivacky for (unsigned rc = 0, e = RegisterClasses.size(); rc != e; ++rc) { 396208599Srdivacky const CodeGenRegisterClass &RC = RegisterClasses[rc]; 397193323Sed 398208599Srdivacky // Give the register class a legal C name if it's anonymous. 399208599Srdivacky std::string Name = RC.TheDef->getName(); 400193323Sed 401208599Srdivacky OS << " // " << Name 402208599Srdivacky << " Super-register Classes...\n" 403208599Srdivacky << " static const TargetRegisterClass* const " 404208599Srdivacky << Name << "SuperRegClasses[] = {\n "; 405193323Sed 406208599Srdivacky bool Empty = true; 407208599Srdivacky std::map<unsigned, std::set<unsigned> >::iterator I = 408208599Srdivacky SuperRegClassMap.find(rc); 409208599Srdivacky if (I != SuperRegClassMap.end()) { 410208599Srdivacky for (std::set<unsigned>::iterator II = I->second.begin(), 411208599Srdivacky EE = I->second.end(); II != EE; ++II) { 412208599Srdivacky const CodeGenRegisterClass &RC2 = RegisterClasses[*II]; 413208599Srdivacky if (!Empty) 414208599Srdivacky OS << ", "; 415208599Srdivacky OS << "&" << getQualifiedName(RC2.TheDef) << "RegClass"; 416208599Srdivacky Empty = false; 417208599Srdivacky } 418208599Srdivacky } 419193323Sed 420208599Srdivacky OS << (!Empty ? ", " : "") << "NULL"; 421208599Srdivacky OS << "\n };\n\n"; 422193323Sed } 423208599Srdivacky } else { 424208599Srdivacky // No subregindices in this target 425208599Srdivacky OS << " static const TargetRegisterClass* const " 426208599Srdivacky << "NullRegClasses[] = { NULL };\n\n"; 427193323Sed } 428193323Sed 429193323Sed // Emit the sub-classes array for each RegisterClass 430193323Sed for (unsigned rc = 0, e = RegisterClasses.size(); rc != e; ++rc) { 431193323Sed const CodeGenRegisterClass &RC = RegisterClasses[rc]; 432193323Sed 433193323Sed // Give the register class a legal C name if it's anonymous. 434193323Sed std::string Name = RC.TheDef->getName(); 435193323Sed 436221345Sdim OS << " // " << Name 437193323Sed << " Register Class sub-classes...\n" 438193323Sed << " static const TargetRegisterClass* const " 439198090Srdivacky << Name << "Subclasses[] = {\n "; 440193323Sed 441193323Sed bool Empty = true; 442193323Sed for (unsigned rc2 = 0, e2 = RegisterClasses.size(); rc2 != e2; ++rc2) { 443193323Sed const CodeGenRegisterClass &RC2 = RegisterClasses[rc2]; 444193323Sed 445193323Sed // Sub-classes are used to determine if a virtual register can be used 446193323Sed // as an instruction operand, or if it must be copied first. 447212904Sdim if (rc == rc2 || !RC.hasSubClass(&RC2)) continue; 448221345Sdim 449193323Sed if (!Empty) OS << ", "; 450193323Sed OS << "&" << getQualifiedName(RC2.TheDef) << "RegClass"; 451193323Sed Empty = false; 452193323Sed 453193323Sed std::map<unsigned, std::set<unsigned> >::iterator SCMI = 454193323Sed SuperClassMap.find(rc2); 455193323Sed if (SCMI == SuperClassMap.end()) { 456193323Sed SuperClassMap.insert(std::make_pair(rc2, std::set<unsigned>())); 457193323Sed SCMI = SuperClassMap.find(rc2); 458193323Sed } 459193323Sed SCMI->second.insert(rc); 460193323Sed } 461193323Sed 462193323Sed OS << (!Empty ? ", " : "") << "NULL"; 463193323Sed OS << "\n };\n\n"; 464193323Sed } 465193323Sed 466193323Sed for (unsigned rc = 0, e = RegisterClasses.size(); rc != e; ++rc) { 467193323Sed const CodeGenRegisterClass &RC = RegisterClasses[rc]; 468193323Sed 469193323Sed // Give the register class a legal C name if it's anonymous. 470193323Sed std::string Name = RC.TheDef->getName(); 471193323Sed 472221345Sdim OS << " // " << Name 473193323Sed << " Register Class super-classes...\n" 474193323Sed << " static const TargetRegisterClass* const " 475198090Srdivacky << Name << "Superclasses[] = {\n "; 476193323Sed 477193323Sed bool Empty = true; 478193323Sed std::map<unsigned, std::set<unsigned> >::iterator I = 479193323Sed SuperClassMap.find(rc); 480193323Sed if (I != SuperClassMap.end()) { 481193323Sed for (std::set<unsigned>::iterator II = I->second.begin(), 482193323Sed EE = I->second.end(); II != EE; ++II) { 483193323Sed const CodeGenRegisterClass &RC2 = RegisterClasses[*II]; 484193323Sed if (!Empty) OS << ", "; 485193323Sed OS << "&" << getQualifiedName(RC2.TheDef) << "RegClass"; 486221345Sdim Empty = false; 487193323Sed } 488193323Sed } 489193323Sed 490193323Sed OS << (!Empty ? ", " : "") << "NULL"; 491193323Sed OS << "\n };\n\n"; 492193323Sed } 493193323Sed 494224145Sdim // Emit methods. 495193323Sed for (unsigned i = 0, e = RegisterClasses.size(); i != e; ++i) { 496193323Sed const CodeGenRegisterClass &RC = RegisterClasses[i]; 497221345Sdim OS << RC.getName() << "Class::" << RC.getName() 498193323Sed << "Class() : TargetRegisterClass(" 499193323Sed << RC.getName() + "RegClassID" << ", " 500193323Sed << '\"' << RC.getName() << "\", " 501193323Sed << RC.getName() + "VTs" << ", " 502193323Sed << RC.getName() + "Subclasses" << ", " 503193323Sed << RC.getName() + "Superclasses" << ", " 504208599Srdivacky << (NumSubRegIndices ? RC.getName() + "Sub" : std::string("Null")) 505208599Srdivacky << "RegClasses, " 506208599Srdivacky << (NumSubRegIndices ? RC.getName() + "Super" : std::string("Null")) 507208599Srdivacky << "RegClasses, " 508193323Sed << RC.SpillSize/8 << ", " 509193323Sed << RC.SpillAlignment/8 << ", " 510193323Sed << RC.CopyCost << ", " 511223017Sdim << RC.Allocatable << ", " 512224145Sdim << RC.getName() << ", " << RC.getName() << " + " 513224145Sdim << RC.getOrder().size() 514193323Sed << ") {}\n"; 515224145Sdim if (!RC.AltOrderSelect.empty()) { 516224145Sdim OS << "\nstatic inline unsigned " << RC.getName() 517224145Sdim << "AltOrderSelect(const MachineFunction &MF) {" 518224145Sdim << RC.AltOrderSelect << "}\n\nArrayRef<unsigned> " 519224145Sdim << RC.getName() << "Class::" 520224145Sdim << "getRawAllocationOrder(const MachineFunction &MF) const {\n"; 521224145Sdim for (unsigned oi = 1 , oe = RC.getNumOrders(); oi != oe; ++oi) { 522224145Sdim ArrayRef<Record*> Elems = RC.getOrder(oi); 523224145Sdim OS << " static const unsigned AltOrder" << oi << "[] = {"; 524224145Sdim for (unsigned elem = 0; elem != Elems.size(); ++elem) 525224145Sdim OS << (elem ? ", " : " ") << getQualifiedName(Elems[elem]); 526224145Sdim OS << " };\n"; 527224145Sdim } 528224145Sdim OS << " static const ArrayRef<unsigned> Order[] = {\n" 529224145Sdim << " ArrayRef<unsigned>(" << RC.getName(); 530224145Sdim for (unsigned oi = 1, oe = RC.getNumOrders(); oi != oe; ++oi) 531224145Sdim OS << "),\n ArrayRef<unsigned>(AltOrder" << oi; 532224145Sdim OS << ")\n };\n const unsigned Select = " << RC.getName() 533224145Sdim << "AltOrderSelect(MF);\n assert(Select < " << RC.getNumOrders() 534224145Sdim << ");\n return Order[Select];\n}\n"; 535224145Sdim } 536193323Sed } 537221345Sdim 538193323Sed OS << "}\n"; 539193323Sed } 540193323Sed 541193323Sed OS << "\nnamespace {\n"; 542193323Sed OS << " const TargetRegisterClass* const RegisterClasses[] = {\n"; 543193323Sed for (unsigned i = 0, e = RegisterClasses.size(); i != e; ++i) 544193323Sed OS << " &" << getQualifiedName(RegisterClasses[i].TheDef) 545193323Sed << "RegClass,\n"; 546193323Sed OS << " };\n"; 547224145Sdim OS << "}\n"; // End of anonymous namespace... 548193323Sed 549224145Sdim // Emit extra information about registers. 550224145Sdim const std::string &TargetName = Target.getName(); 551224145Sdim OS << "\n static const TargetRegisterInfoDesc " 552224145Sdim << TargetName << "RegInfoDesc[] = " 553224145Sdim << "{ // Extra Descriptors\n"; 554224145Sdim OS << " { 0, 0 },\n"; 555221345Sdim 556224145Sdim const std::vector<CodeGenRegister*> &Regs = RegBank.getRegisters(); 557193323Sed for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 558224145Sdim const CodeGenRegister &Reg = *Regs[i]; 559224145Sdim OS << " { "; 560224145Sdim OS << Reg.CostPerUse << ", " 561223017Sdim << int(AllocatableRegs.count(Reg.TheDef)) << " },\n"; 562193323Sed } 563193323Sed OS << " };\n"; // End of register descriptors... 564208599Srdivacky 565224145Sdim 566223017Sdim // Calculate the mapping of subregister+index pairs to physical registers. 567223017Sdim // This will also create further anonymous indexes. 568223017Sdim unsigned NamedIndices = RegBank.getNumNamedIndices(); 569223017Sdim 570208599Srdivacky // Emit SubRegIndex names, skipping 0 571223017Sdim const std::vector<Record*> &SubRegIndices = RegBank.getSubRegIndices(); 572224145Sdim OS << "\n static const char *const " << TargetName 573224145Sdim << "SubRegIndexTable[] = { \""; 574208599Srdivacky for (unsigned i = 0, e = SubRegIndices.size(); i != e; ++i) { 575208599Srdivacky OS << SubRegIndices[i]->getName(); 576208599Srdivacky if (i+1 != e) 577208599Srdivacky OS << "\", \""; 578208599Srdivacky } 579208599Srdivacky OS << "\" };\n\n"; 580223017Sdim 581223017Sdim // Emit names of the anonymus subreg indexes. 582223017Sdim if (SubRegIndices.size() > NamedIndices) { 583223017Sdim OS << " enum {"; 584223017Sdim for (unsigned i = NamedIndices, e = SubRegIndices.size(); i != e; ++i) { 585223017Sdim OS << "\n " << SubRegIndices[i]->getName() << " = " << i+1; 586223017Sdim if (i+1 != e) 587223017Sdim OS << ','; 588223017Sdim } 589223017Sdim OS << "\n };\n\n"; 590223017Sdim } 591224145Sdim OS << "\n"; 592193323Sed 593193323Sed std::string ClassName = Target.getName() + "GenRegisterInfo"; 594193323Sed 595193323Sed // Emit the subregister + index mapping function based on the information 596193323Sed // calculated above. 597208599Srdivacky OS << "unsigned " << ClassName 598193323Sed << "::getSubReg(unsigned RegNo, unsigned Index) const {\n" 599193323Sed << " switch (RegNo) {\n" 600193323Sed << " default:\n return 0;\n"; 601208599Srdivacky for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 602224145Sdim const CodeGenRegister::SubRegMap &SRM = Regs[i]->getSubRegs(); 603208599Srdivacky if (SRM.empty()) 604208599Srdivacky continue; 605224145Sdim OS << " case " << getQualifiedName(Regs[i]->TheDef) << ":\n"; 606193323Sed OS << " switch (Index) {\n"; 607193323Sed OS << " default: return 0;\n"; 608223017Sdim for (CodeGenRegister::SubRegMap::const_iterator ii = SRM.begin(), 609210299Sed ie = SRM.end(); ii != ie; ++ii) 610208599Srdivacky OS << " case " << getQualifiedName(ii->first) 611223017Sdim << ": return " << getQualifiedName(ii->second->TheDef) << ";\n"; 612193323Sed OS << " };\n" << " break;\n"; 613193323Sed } 614193323Sed OS << " };\n"; 615193323Sed OS << " return 0;\n"; 616193323Sed OS << "}\n\n"; 617199481Srdivacky 618208599Srdivacky OS << "unsigned " << ClassName 619199481Srdivacky << "::getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const {\n" 620199481Srdivacky << " switch (RegNo) {\n" 621199481Srdivacky << " default:\n return 0;\n"; 622208599Srdivacky for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 623224145Sdim const CodeGenRegister::SubRegMap &SRM = Regs[i]->getSubRegs(); 624208599Srdivacky if (SRM.empty()) 625208599Srdivacky continue; 626224145Sdim OS << " case " << getQualifiedName(Regs[i]->TheDef) << ":\n"; 627223017Sdim for (CodeGenRegister::SubRegMap::const_iterator ii = SRM.begin(), 628210299Sed ie = SRM.end(); ii != ie; ++ii) 629223017Sdim OS << " if (SubRegNo == " << getQualifiedName(ii->second->TheDef) 630208599Srdivacky << ") return " << getQualifiedName(ii->first) << ";\n"; 631199481Srdivacky OS << " return 0;\n"; 632199481Srdivacky } 633199481Srdivacky OS << " };\n"; 634199481Srdivacky OS << " return 0;\n"; 635199481Srdivacky OS << "}\n\n"; 636210299Sed 637210299Sed // Emit composeSubRegIndices 638210299Sed OS << "unsigned " << ClassName 639210299Sed << "::composeSubRegIndices(unsigned IdxA, unsigned IdxB) const {\n" 640210299Sed << " switch (IdxA) {\n" 641210299Sed << " default:\n return IdxB;\n"; 642210299Sed for (unsigned i = 0, e = SubRegIndices.size(); i != e; ++i) { 643210299Sed bool Open = false; 644210299Sed for (unsigned j = 0; j != e; ++j) { 645223017Sdim if (Record *Comp = RegBank.getCompositeSubRegIndex(SubRegIndices[i], 646223017Sdim SubRegIndices[j])) { 647210299Sed if (!Open) { 648210299Sed OS << " case " << getQualifiedName(SubRegIndices[i]) 649210299Sed << ": switch(IdxB) {\n default: return IdxB;\n"; 650210299Sed Open = true; 651210299Sed } 652210299Sed OS << " case " << getQualifiedName(SubRegIndices[j]) 653210299Sed << ": return " << getQualifiedName(Comp) << ";\n"; 654210299Sed } 655210299Sed } 656210299Sed if (Open) 657210299Sed OS << " }\n"; 658210299Sed } 659210299Sed OS << " }\n}\n\n"; 660210299Sed 661193323Sed // Emit the constructor of the class... 662224145Sdim OS << "extern MCRegisterDesc " << TargetName << "RegDesc[];\n"; 663224145Sdim 664193323Sed OS << ClassName << "::" << ClassName 665224145Sdim << "()\n" 666224145Sdim << " : TargetRegisterInfo(" << TargetName << "RegInfoDesc" 667208599Srdivacky << ", RegisterClasses, RegisterClasses+" << RegisterClasses.size() <<",\n" 668224145Sdim << " " << TargetName << "SubRegIndexTable) {\n" 669224145Sdim << " InitMCRegisterInfo(" << TargetName << "RegDesc, " 670224145Sdim << Regs.size()+1 << ");\n" 671193323Sed << "}\n\n"; 672193323Sed 673193323Sed // Collect all information about dwarf register numbers 674224145Sdim typedef std::map<Record*, std::vector<int64_t>, LessRecord> DwarfRegNumsMapTy; 675224145Sdim DwarfRegNumsMapTy DwarfRegNums; 676193323Sed 677193323Sed // First, just pull all provided information to the map 678193323Sed unsigned maxLength = 0; 679208599Srdivacky for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 680224145Sdim Record *Reg = Regs[i]->TheDef; 681193323Sed std::vector<int64_t> RegNums = Reg->getValueAsListOfInts("DwarfNumbers"); 682193323Sed maxLength = std::max((size_t)maxLength, RegNums.size()); 683193323Sed if (DwarfRegNums.count(Reg)) 684195340Sed errs() << "Warning: DWARF numbers for register " << getQualifiedName(Reg) 685195340Sed << "specified multiple times\n"; 686193323Sed DwarfRegNums[Reg] = RegNums; 687193323Sed } 688193323Sed 689193323Sed // Now we know maximal length of number list. Append -1's, where needed 690221345Sdim for (DwarfRegNumsMapTy::iterator 691193323Sed I = DwarfRegNums.begin(), E = DwarfRegNums.end(); I != E; ++I) 692193323Sed for (unsigned i = I->second.size(), e = maxLength; i != e; ++i) 693193323Sed I->second.push_back(-1); 694193323Sed 695223017Sdim // Emit reverse information about the dwarf register numbers. 696223017Sdim OS << "int " << ClassName << "::getLLVMRegNumFull(unsigned DwarfRegNum, " 697223017Sdim << "unsigned Flavour) const {\n" 698223017Sdim << " switch (Flavour) {\n" 699223017Sdim << " default:\n" 700223017Sdim << " assert(0 && \"Unknown DWARF flavour\");\n" 701223017Sdim << " return -1;\n"; 702223017Sdim 703223017Sdim for (unsigned i = 0, e = maxLength; i != e; ++i) { 704223017Sdim OS << " case " << i << ":\n" 705223017Sdim << " switch (DwarfRegNum) {\n" 706223017Sdim << " default:\n" 707223017Sdim << " assert(0 && \"Invalid DwarfRegNum\");\n" 708223017Sdim << " return -1;\n"; 709223017Sdim 710223017Sdim for (DwarfRegNumsMapTy::iterator 711223017Sdim I = DwarfRegNums.begin(), E = DwarfRegNums.end(); I != E; ++I) { 712223017Sdim int DwarfRegNo = I->second[i]; 713223017Sdim if (DwarfRegNo >= 0) 714223017Sdim OS << " case " << DwarfRegNo << ":\n" 715223017Sdim << " return " << getQualifiedName(I->first) << ";\n"; 716223017Sdim } 717223017Sdim OS << " };\n"; 718223017Sdim } 719223017Sdim 720223017Sdim OS << " };\n}\n\n"; 721223017Sdim 722223017Sdim for (unsigned i = 0, e = Regs.size(); i != e; ++i) { 723224145Sdim Record *Reg = Regs[i]->TheDef; 724223017Sdim const RecordVal *V = Reg->getValue("DwarfAlias"); 725223017Sdim if (!V || !V->getValue()) 726223017Sdim continue; 727223017Sdim 728223017Sdim DefInit *DI = dynamic_cast<DefInit*>(V->getValue()); 729223017Sdim Record *Alias = DI->getDef(); 730223017Sdim DwarfRegNums[Reg] = DwarfRegNums[Alias]; 731223017Sdim } 732223017Sdim 733193323Sed // Emit information about the dwarf register numbers. 734193323Sed OS << "int " << ClassName << "::getDwarfRegNumFull(unsigned RegNum, " 735193323Sed << "unsigned Flavour) const {\n" 736193323Sed << " switch (Flavour) {\n" 737193323Sed << " default:\n" 738193323Sed << " assert(0 && \"Unknown DWARF flavour\");\n" 739193323Sed << " return -1;\n"; 740221345Sdim 741193323Sed for (unsigned i = 0, e = maxLength; i != e; ++i) { 742193323Sed OS << " case " << i << ":\n" 743193323Sed << " switch (RegNum) {\n" 744193323Sed << " default:\n" 745193323Sed << " assert(0 && \"Invalid RegNum\");\n" 746193323Sed << " return -1;\n"; 747221345Sdim 748193323Sed // Sort by name to get a stable order. 749193323Sed 750221345Sdim 751221345Sdim for (DwarfRegNumsMapTy::iterator 752193323Sed I = DwarfRegNums.begin(), E = DwarfRegNums.end(); I != E; ++I) { 753193323Sed int RegNo = I->second[i]; 754223017Sdim OS << " case " << getQualifiedName(I->first) << ":\n" 755223017Sdim << " return " << RegNo << ";\n"; 756193323Sed } 757193323Sed OS << " };\n"; 758193323Sed } 759221345Sdim 760193323Sed OS << " };\n}\n\n"; 761193323Sed 762193323Sed OS << "} // End llvm namespace \n"; 763224145Sdim OS << "#endif // GET_REGINFO_TARGET_DESC\n\n"; 764193323Sed} 765224145Sdim 766224145Sdimvoid RegisterInfoEmitter::run(raw_ostream &OS) { 767224145Sdim CodeGenTarget Target(Records); 768224145Sdim CodeGenRegBank &RegBank = Target.getRegBank(); 769224145Sdim RegBank.computeDerivedInfo(); 770224145Sdim 771224145Sdim runEnums(OS, Target, RegBank); 772224145Sdim runMCDesc(OS, Target, RegBank); 773224145Sdim runTargetHeader(OS, Target, RegBank); 774224145Sdim runTargetDesc(OS, Target, RegBank); 775224145Sdim} 776