1179098Syongari/*- 2179098Syongari * Copyright (c) 2008, Pyun YongHyeon 3179098Syongari * All rights reserved. 4179098Syongari * 5179098Syongari * Redistribution and use in source and binary forms, with or without 6179098Syongari * modification, are permitted provided that the following conditions 7179098Syongari * are met: 8179098Syongari * 1. Redistributions of source code must retain the above copyright 9179098Syongari * notice unmodified, this list of conditions, and the following 10179098Syongari * disclaimer. 11179098Syongari * 2. Redistributions in binary form must reproduce the above copyright 12179098Syongari * notice, this list of conditions and the following disclaimer in the 13179098Syongari * documentation and/or other materials provided with the distribution. 14179098Syongari * 15179098Syongari * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 16179098Syongari * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 17179098Syongari * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 18179098Syongari * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 19179098Syongari * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 20179098Syongari * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 21179098Syongari * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 22179098Syongari * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 23179098Syongari * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 24179098Syongari * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 25179098Syongari * SUCH DAMAGE. 26179098Syongari * 27179098Syongari * $FreeBSD: releng/10.3/sys/dev/mii/atphyreg.h 179098 2008-05-19 01:12:10Z yongari $ 28179098Syongari */ 29179098Syongari 30179098Syongari#ifndef _DEV_MII_ATPHYREG_H_ 31179098Syongari#define _DEV_MII_ATPHYREG_H_ 32179098Syongari 33179098Syongari/* 34179098Syongari * Registers for the Attansic/Atheros Gigabit PHY. 35179098Syongari */ 36179098Syongari 37179098Syongari/* Special Control Register */ 38179098Syongari#define ATPHY_SCR 0x10 39179098Syongari#define ATPHY_SCR_JABBER_DISABLE 0x0001 40179098Syongari#define ATPHY_SCR_POLARITY_REVERSAL 0x0002 41179098Syongari#define ATPHY_SCR_SQE_TEST 0x0004 42179098Syongari#define ATPHY_SCR_MAC_PDOWN 0x0008 43179098Syongari#define ATPHY_SCR_CLK125_DISABLE 0x0010 44179098Syongari#define ATPHY_SCR_MDI_MANUAL_MODE 0x0000 45179098Syongari#define ATPHY_SCR_MDIX_MANUAL_MODE 0x0020 46179098Syongari#define ATPHY_SCR_AUTO_X_1000T 0x0040 47179098Syongari#define ATPHY_SCR_AUTO_X_MODE 0x0060 48179098Syongari#define ATPHY_SCR_10BT_EXT_ENABLE 0x0080 49179098Syongari#define ATPHY_SCR_MII_5BIT_ENABLE 0x0100 50179098Syongari#define ATPHY_SCR_SCRAMBLER_DISABLE 0x0200 51179098Syongari#define ATPHY_SCR_FORCE_LINK_GOOD 0x0400 52179098Syongari#define ATPHY_SCR_ASSERT_CRS_ON_TX 0x0800 53179098Syongari 54179098Syongari/* Special Status Register. */ 55179098Syongari#define ATPHY_SSR 0x11 56179098Syongari#define ATPHY_SSR_SPD_DPLX_RESOLVED 0x0800 57179098Syongari#define ATPHY_SSR_DUPLEX 0x2000 58179098Syongari#define ATPHY_SSR_SPEED_MASK 0xC000 59179098Syongari#define ATPHY_SSR_10MBS 0x0000 60179098Syongari#define ATPHY_SSR_100MBS 0x4000 61179098Syongari#define ATPHY_SSR_1000MBS 0x8000 62179098Syongari 63179098Syongari#endif /* _DEV_MII_ATPHYREG_H_ */ 64