1272209Sandrew/*- 2272209Sandrew * Copyright 2014 Svatopluk Kraus <onwahe@gmail.com> 3272209Sandrew * Copyright 2014 Michal Meloun <meloun@miracle.cz> 4272209Sandrew * All rights reserved. 5272209Sandrew * 6272209Sandrew * Redistribution and use in source and binary forms, with or without 7272209Sandrew * modification, are permitted provided that the following conditions 8272209Sandrew * are met: 9272209Sandrew * 1. Redistributions of source code must retain the above copyright 10272209Sandrew * notice, this list of conditions and the following disclaimer. 11272209Sandrew * 2. Redistributions in binary form must reproduce the above copyright 12272209Sandrew * notice, this list of conditions and the following disclaimer in the 13272209Sandrew * documentation and/or other materials provided with the distribution. 14272209Sandrew * 15272209Sandrew * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 16272209Sandrew * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 17272209Sandrew * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 18272209Sandrew * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 19272209Sandrew * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 20272209Sandrew * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 21272209Sandrew * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 22272209Sandrew * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 23272209Sandrew * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 24272209Sandrew * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 25272209Sandrew * SUCH DAMAGE. 26272209Sandrew * 27272209Sandrew * $FreeBSD: releng/10.3/sys/arm/include/sysreg.h 278684 2015-02-13 17:53:11Z ian $ 28272209Sandrew */ 29272209Sandrew 30272209Sandrew/* 31272209Sandrew * Macros to make working with the System Control Registers simpler. 32278684Sian * 33278684Sian * Note that when register r0 is hard-coded in these definitions it means the 34278684Sian * cp15 operation neither reads nor writes the register, and r0 is used only 35278684Sian * because some syntatically-valid register name has to appear at that point to 36278684Sian * keep the asm parser happy. 37272209Sandrew */ 38272209Sandrew 39272209Sandrew#ifndef MACHINE_SYSREG_H 40272209Sandrew#define MACHINE_SYSREG_H 41272209Sandrew 42278631Sian#include <machine/acle-compat.h> 43278631Sian 44272209Sandrew/* 45272209Sandrew * CP15 C0 registers 46272209Sandrew */ 47272209Sandrew#define CP15_MIDR(rr) p15, 0, rr, c0, c0, 0 /* Main ID Register */ 48272209Sandrew#define CP15_CTR(rr) p15, 0, rr, c0, c0, 1 /* Cache Type Register */ 49272209Sandrew#define CP15_TCMTR(rr) p15, 0, rr, c0, c0, 2 /* TCM Type Register */ 50272209Sandrew#define CP15_TLBTR(rr) p15, 0, rr, c0, c0, 3 /* TLB Type Register */ 51272209Sandrew#define CP15_MPIDR(rr) p15, 0, rr, c0, c0, 5 /* Multiprocessor Affinity Register */ 52272209Sandrew#define CP15_REVIDR(rr) p15, 0, rr, c0, c0, 6 /* Revision ID Register */ 53272209Sandrew 54272209Sandrew#define CP15_ID_PFR0(rr) p15, 0, rr, c0, c1, 0 /* Processor Feature Register 0 */ 55272209Sandrew#define CP15_ID_PFR1(rr) p15, 0, rr, c0, c1, 1 /* Processor Feature Register 1 */ 56272209Sandrew#define CP15_ID_DFR0(rr) p15, 0, rr, c0, c1, 2 /* Debug Feature Register 0 */ 57272209Sandrew#define CP15_ID_AFR0(rr) p15, 0, rr, c0, c1, 3 /* Auxiliary Feature Register 0 */ 58272209Sandrew#define CP15_ID_MMFR0(rr) p15, 0, rr, c0, c1, 4 /* Memory Model Feature Register 0 */ 59272209Sandrew#define CP15_ID_MMFR1(rr) p15, 0, rr, c0, c1, 5 /* Memory Model Feature Register 1 */ 60272209Sandrew#define CP15_ID_MMFR2(rr) p15, 0, rr, c0, c1, 6 /* Memory Model Feature Register 2 */ 61272209Sandrew#define CP15_ID_MMFR3(rr) p15, 0, rr, c0, c1, 7 /* Memory Model Feature Register 3 */ 62272209Sandrew 63272209Sandrew#define CP15_ID_ISAR0(rr) p15, 0, rr, c0, c2, 0 /* Instruction Set Attribute Register 0 */ 64272209Sandrew#define CP15_ID_ISAR1(rr) p15, 0, rr, c0, c2, 1 /* Instruction Set Attribute Register 1 */ 65272209Sandrew#define CP15_ID_ISAR2(rr) p15, 0, rr, c0, c2, 2 /* Instruction Set Attribute Register 2 */ 66272209Sandrew#define CP15_ID_ISAR3(rr) p15, 0, rr, c0, c2, 3 /* Instruction Set Attribute Register 3 */ 67272209Sandrew#define CP15_ID_ISAR4(rr) p15, 0, rr, c0, c2, 4 /* Instruction Set Attribute Register 4 */ 68272209Sandrew#define CP15_ID_ISAR5(rr) p15, 0, rr, c0, c2, 5 /* Instruction Set Attribute Register 5 */ 69272209Sandrew 70272209Sandrew#define CP15_CCSIDR(rr) p15, 1, rr, c0, c0, 0 /* Cache Size ID Registers */ 71272209Sandrew#define CP15_CLIDR(rr) p15, 1, rr, c0, c0, 1 /* Cache Level ID Register */ 72272209Sandrew#define CP15_AIDR(rr) p15, 1, rr, c0, c0, 7 /* Auxiliary ID Register */ 73272209Sandrew 74272209Sandrew#define CP15_CSSELR(rr) p15, 2, rr, c0, c0, 0 /* Cache Size Selection Register */ 75272209Sandrew 76272209Sandrew/* 77272209Sandrew * CP15 C1 registers 78272209Sandrew */ 79272209Sandrew#define CP15_SCTLR(rr) p15, 0, rr, c1, c0, 0 /* System Control Register */ 80272209Sandrew#define CP15_ACTLR(rr) p15, 0, rr, c1, c0, 1 /* IMPLEMENTATION DEFINED Auxiliary Control Register */ 81272209Sandrew#define CP15_CPACR(rr) p15, 0, rr, c1, c0, 2 /* Coprocessor Access Control Register */ 82272209Sandrew 83272209Sandrew#define CP15_SCR(rr) p15, 0, rr, c1, c1, 0 /* Secure Configuration Register */ 84272209Sandrew#define CP15_SDER(rr) p15, 0, rr, c1, c1, 1 /* Secure Debug Enable Register */ 85272209Sandrew#define CP15_NSACR(rr) p15, 0, rr, c1, c1, 2 /* Non-Secure Access Control Register */ 86272209Sandrew 87272209Sandrew/* 88272209Sandrew * CP15 C2 registers 89272209Sandrew */ 90272209Sandrew#define CP15_TTBR0(rr) p15, 0, rr, c2, c0, 0 /* Translation Table Base Register 0 */ 91272209Sandrew#define CP15_TTBR1(rr) p15, 0, rr, c2, c0, 1 /* Translation Table Base Register 1 */ 92272209Sandrew#define CP15_TTBCR(rr) p15, 0, rr, c2, c0, 2 /* Translation Table Base Control Register */ 93272209Sandrew 94272209Sandrew/* 95272209Sandrew * CP15 C3 registers 96272209Sandrew */ 97272209Sandrew#define CP15_DACR(rr) p15, 0, rr, c3, c0, 0 /* Domain Access Control Register */ 98272209Sandrew 99272209Sandrew/* 100272209Sandrew * CP15 C5 registers 101272209Sandrew */ 102272209Sandrew#define CP15_DFSR(rr) p15, 0, rr, c5, c0, 0 /* Data Fault Status Register */ 103272209Sandrew 104272209Sandrew#if __ARM_ARCH >= 6 105272209Sandrew/* From ARMv6: */ 106272209Sandrew#define CP15_IFSR(rr) p15, 0, rr, c5, c0, 1 /* Instruction Fault Status Register */ 107278631Sian#endif 108278631Sian#if __ARM_ARCH >= 7 109272209Sandrew/* From ARMv7: */ 110272209Sandrew#define CP15_ADFSR(rr) p15, 0, rr, c5, c1, 0 /* Auxiliary Data Fault Status Register */ 111272209Sandrew#define CP15_AIFSR(rr) p15, 0, rr, c5, c1, 1 /* Auxiliary Instruction Fault Status Register */ 112272209Sandrew#endif 113272209Sandrew 114272209Sandrew/* 115272209Sandrew * CP15 C6 registers 116272209Sandrew */ 117272209Sandrew#define CP15_DFAR(rr) p15, 0, rr, c6, c0, 0 /* Data Fault Address Register */ 118272209Sandrew 119272209Sandrew#if __ARM_ARCH >= 6 120272209Sandrew/* From ARMv6k: */ 121272209Sandrew#define CP15_IFAR(rr) p15, 0, rr, c6, c0, 2 /* Instruction Fault Address Register */ 122272209Sandrew#endif 123272209Sandrew 124272209Sandrew/* 125272209Sandrew * CP15 C7 registers 126272209Sandrew */ 127278631Sian#if __ARM_ARCH >= 7 && defined(SMP) 128272209Sandrew/* From ARMv7: */ 129272209Sandrew#define CP15_ICIALLUIS p15, 0, r0, c7, c1, 0 /* Instruction cache invalidate all PoU, IS */ 130272209Sandrew#define CP15_BPIALLIS p15, 0, r0, c7, c1, 6 /* Branch predictor invalidate all IS */ 131272209Sandrew#endif 132272209Sandrew 133272209Sandrew#define CP15_PAR p15, 0, r0, c7, c4, 0 /* Physical Address Register */ 134272209Sandrew 135272209Sandrew#define CP15_ICIALLU p15, 0, r0, c7, c5, 0 /* Instruction cache invalidate all PoU */ 136272209Sandrew#define CP15_ICIMVAU(rr) p15, 0, rr, c7, c5, 1 /* Instruction cache invalidate */ 137278631Sian#if __ARM_ARCH == 6 138272209Sandrew/* Deprecated in ARMv7 */ 139272209Sandrew#define CP15_CP15ISB p15, 0, r0, c7, c5, 4 /* ISB */ 140272209Sandrew#endif 141272209Sandrew#define CP15_BPIALL p15, 0, r0, c7, c5, 6 /* Branch predictor invalidate all */ 142272209Sandrew#define CP15_BPIMVA p15, 0, rr, c7, c5, 7 /* Branch predictor invalidate by MVA */ 143272209Sandrew 144278631Sian#if __ARM_ARCH == 6 145272209Sandrew/* Only ARMv6: */ 146272209Sandrew#define CP15_DCIALL p15, 0, r0, c7, c6, 0 /* Data cache invalidate all */ 147272209Sandrew#endif 148272209Sandrew#define CP15_DCIMVAC(rr) p15, 0, rr, c7, c6, 1 /* Data cache invalidate by MVA PoC */ 149272209Sandrew#define CP15_DCISW(rr) p15, 0, rr, c7, c6, 2 /* Data cache invalidate by set/way */ 150272209Sandrew 151272209Sandrew#define CP15_ATS1CPR(rr) p15, 0, rr, c7, c8, 0 /* Stage 1 Current state PL1 read */ 152272209Sandrew#define CP15_ATS1CPW(rr) p15, 0, rr, c7, c8, 1 /* Stage 1 Current state PL1 write */ 153272209Sandrew#define CP15_ATS1CUR(rr) p15, 0, rr, c7, c8, 2 /* Stage 1 Current state unprivileged read */ 154272209Sandrew#define CP15_ATS1CUW(rr) p15, 0, rr, c7, c8, 3 /* Stage 1 Current state unprivileged write */ 155272209Sandrew 156278631Sian#if __ARM_ARCH >= 7 157272209Sandrew/* From ARMv7: */ 158272209Sandrew#define CP15_ATS12NSOPR(rr) p15, 0, rr, c7, c8, 4 /* Stages 1 and 2 Non-secure only PL1 read */ 159272209Sandrew#define CP15_ATS12NSOPW(rr) p15, 0, rr, c7, c8, 5 /* Stages 1 and 2 Non-secure only PL1 write */ 160272209Sandrew#define CP15_ATS12NSOUR(rr) p15, 0, rr, c7, c8, 6 /* Stages 1 and 2 Non-secure only unprivileged read */ 161272209Sandrew#define CP15_ATS12NSOUW(rr) p15, 0, rr, c7, c8, 7 /* Stages 1 and 2 Non-secure only unprivileged write */ 162272209Sandrew#endif 163272209Sandrew 164278631Sian#if __ARM_ARCH == 6 165272209Sandrew/* Only ARMv6: */ 166272209Sandrew#define CP15_DCCALL p15, 0, r0, c7, c10, 0 /* Data cache clean all */ 167272209Sandrew#endif 168272209Sandrew#define CP15_DCCMVAC(rr) p15, 0, rr, c7, c10, 1 /* Data cache clean by MVA PoC */ 169272209Sandrew#define CP15_DCCSW(rr) p15, 0, rr, c7, c10, 2 /* Data cache clean by set/way */ 170278631Sian#if __ARM_ARCH == 6 171272209Sandrew/* Only ARMv6: */ 172272209Sandrew#define CP15_CP15DSB p15, 0, r0, c7, c10, 4 /* DSB */ 173272209Sandrew#define CP15_CP15DMB p15, 0, r0, c7, c10, 5 /* DMB */ 174278648Sian#define CP15_CP15WFI p15, 0, r0, c7, c0, 4 /* WFI */ 175272209Sandrew#endif 176272209Sandrew 177278631Sian#if __ARM_ARCH >= 7 178272209Sandrew/* From ARMv7: */ 179272209Sandrew#define CP15_DCCMVAU(rr) p15, 0, rr, c7, c11, 1 /* Data cache clean by MVA PoU */ 180272209Sandrew#endif 181272209Sandrew 182278631Sian#if __ARM_ARCH == 6 183272209Sandrew/* Only ARMv6: */ 184272209Sandrew#define CP15_DCCIALL p15, 0, r0, c7, c14, 0 /* Data cache clean and invalidate all */ 185272209Sandrew#endif 186272209Sandrew#define CP15_DCCIMVAC(rr) p15, 0, rr, c7, c14, 1 /* Data cache clean and invalidate by MVA PoC */ 187272209Sandrew#define CP15_DCCISW(rr) p15, 0, rr, c7, c14, 2 /* Data cache clean and invalidate by set/way */ 188272209Sandrew 189272209Sandrew/* 190272209Sandrew * CP15 C8 registers 191272209Sandrew */ 192278631Sian#if __ARM_ARCH >= 7 && defined(SMP) 193272209Sandrew/* From ARMv7: */ 194272209Sandrew#define CP15_TLBIALLIS p15, 0, r0, c8, c3, 0 /* Invalidate entire unified TLB IS */ 195272209Sandrew#define CP15_TLBIMVAIS(rr) p15, 0, rr, c8, c3, 1 /* Invalidate unified TLB by MVA IS */ 196272209Sandrew#define CP15_TLBIASIDIS(rr) p15, 0, rr, c8, c3, 2 /* Invalidate unified TLB by ASID IS */ 197272209Sandrew#define CP15_TLBIMVAAIS(rr) p15, 0, rr, c8, c3, 3 /* Invalidate unified TLB by MVA, all ASID IS */ 198272209Sandrew#endif 199272209Sandrew 200272209Sandrew#define CP15_TLBIALL p15, 0, r0, c8, c7, 0 /* Invalidate entire unified TLB */ 201272209Sandrew#define CP15_TLBIMVA(rr) p15, 0, rr, c8, c7, 1 /* Invalidate unified TLB by MVA */ 202272209Sandrew#define CP15_TLBIASID(rr) p15, 0, rr, c8, c7, 2 /* Invalidate unified TLB by ASID */ 203272209Sandrew 204272209Sandrew#if __ARM_ARCH >= 6 205272209Sandrew/* From ARMv6: */ 206272209Sandrew#define CP15_TLBIMVAA(rr) p15, 0, rr, c8, c7, 3 /* Invalidate unified TLB by MVA, all ASID */ 207272209Sandrew#endif 208272209Sandrew 209272209Sandrew/* 210278684Sian * CP15 C9 registers 211278684Sian */ 212278684Sian#if __ARM_ARCH == 6 && defined(CPU_ARM1176) 213278684Sian#define CP15_PMCCNTR(rr) p15, 0, rr, c15, c12, 1 /* PM Cycle Count Register */ 214278684Sian#elif __ARM_ARCH > 6 215278684Sian#define CP15_PMCR(rr) p15, 0, rr, c9, c12, 0 /* Performance Monitor Control Register */ 216278684Sian#define CP15_PMCNTENSET(rr) p15, 0, rr, c9, c12, 1 /* PM Count Enable Set Register */ 217278684Sian#define CP15_PMCNTENCLR(rr) p15, 0, rr, c9, c12, 2 /* PM Count Enable Clear Register */ 218278684Sian#define CP15_PMOVSR(rr) p15, 0, rr, c9, c12, 3 /* PM Overflow Flag Status Register */ 219278684Sian#define CP15_PMSWINC(rr) p15, 0, rr, c9, c12, 4 /* PM Software Increment Register */ 220278684Sian#define CP15_PMSELR(rr) p15, 0, rr, c9, c12, 5 /* PM Event Counter Selection Register */ 221278684Sian#define CP15_PMCCNTR(rr) p15, 0, rr, c9, c13, 0 /* PM Cycle Count Register */ 222278684Sian#define CP15_PMXEVTYPER(rr) p15, 0, rr, c9, c13, 1 /* PM Event Type Select Register */ 223278684Sian#define CP15_PMXEVCNTRR(rr) p15, 0, rr, c9, c13, 2 /* PM Event Count Register */ 224278684Sian#define CP15_PMUSERENR(rr) p15, 0, rr, c9, c14, 0 /* PM User Enable Register */ 225278684Sian#define CP15_PMINTENSET(rr) p15, 0, rr, c9, c14, 1 /* PM Interrupt Enable Set Register */ 226278684Sian#define CP15_PMINTENCLR(rr) p15, 0, rr, c9, c14, 2 /* PM Interrupt Enable Clear Register */ 227278684Sian#endif 228278684Sian 229278684Sian/* 230272209Sandrew * CP15 C10 registers 231272209Sandrew */ 232272209Sandrew/* Without LPAE this is PRRR, with LPAE it's MAIR0 */ 233272209Sandrew#define CP15_PRRR(rr) p15, 0, rr, c10, c2, 0 /* Primary Region Remap Register */ 234272209Sandrew#define CP15_MAIR0(rr) p15, 0, rr, c10, c2, 0 /* Memory Attribute Indirection Register 0 */ 235272209Sandrew/* Without LPAE this is NMRR, with LPAE it's MAIR1 */ 236272209Sandrew#define CP15_NMRR(rr) p15, 0, rr, c10, c2, 1 /* Normal Memory Remap Register */ 237272209Sandrew#define CP15_MAIR1(rr) p15, 0, rr, c10, c2, 1 /* Memory Attribute Indirection Register 1 */ 238272209Sandrew 239272209Sandrew#define CP15_AMAIR0(rr) p15, 0, rr, c10, c3, 0 /* Auxiliary Memory Attribute Indirection Register 0 */ 240272209Sandrew#define CP15_AMAIR1(rr) p15, 0, rr, c10, c3, 1 /* Auxiliary Memory Attribute Indirection Register 1 */ 241272209Sandrew 242272209Sandrew/* 243272209Sandrew * CP15 C12 registers 244272209Sandrew */ 245272209Sandrew#define CP15_VBAR(rr) p15, 0, rr, c12, c0, 0 /* Vector Base Address Register */ 246272209Sandrew#define CP15_MVBAR(rr) p15, 0, rr, c12, c0, 1 /* Monitor Vector Base Address Register */ 247272209Sandrew 248272209Sandrew#define CP15_ISR(rr) p15, 0, rr, c12, c1, 0 /* Interrupt Status Register */ 249272209Sandrew 250272209Sandrew/* 251272209Sandrew * CP15 C13 registers 252272209Sandrew */ 253272209Sandrew#define CP15_FCSEIDR(rr) p15, 0, rr, c13, c0, 0 /* FCSE Process ID Register */ 254272209Sandrew#define CP15_CONTEXTIDR(rr) p15, 0, rr, c13, c0, 1 /* Context ID Register */ 255272209Sandrew#define CP15_TPIDRURW(rr) p15, 0, rr, c13, c0, 2 /* User Read/Write Thread ID Register */ 256272209Sandrew#define CP15_TPIDRURO(rr) p15, 0, rr, c13, c0, 3 /* User Read-Only Thread ID Register */ 257272209Sandrew#define CP15_TPIDRPRW(rr) p15, 0, rr, c13, c0, 4 /* PL1 only Thread ID Register */ 258272209Sandrew 259278631Sian/* 260278631Sian * CP15 C15 registers 261278631Sian */ 262278631Sian#define CP15_CBAR(rr) p15, 4, rr, c15, c0, 0 /* Configuration Base Address Register */ 263278631Sian 264272209Sandrew#endif /* !MACHINE_SYSREG_H */ 265