if_rlreg.h revision 227914
1139825Simp/*- 2117388Swpaul * Copyright (c) 1997, 1998-2003 340516Swpaul * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved. 440516Swpaul * 540516Swpaul * Redistribution and use in source and binary forms, with or without 640516Swpaul * modification, are permitted provided that the following conditions 740516Swpaul * are met: 840516Swpaul * 1. Redistributions of source code must retain the above copyright 940516Swpaul * notice, this list of conditions and the following disclaimer. 1040516Swpaul * 2. Redistributions in binary form must reproduce the above copyright 1140516Swpaul * notice, this list of conditions and the following disclaimer in the 1240516Swpaul * documentation and/or other materials provided with the distribution. 1340516Swpaul * 3. All advertising materials mentioning features or use of this software 1440516Swpaul * must display the following acknowledgement: 1540516Swpaul * This product includes software developed by Bill Paul. 1640516Swpaul * 4. Neither the name of the author nor the names of any co-contributors 1740516Swpaul * may be used to endorse or promote products derived from this software 1840516Swpaul * without specific prior written permission. 1940516Swpaul * 2040516Swpaul * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND 2140516Swpaul * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 2240516Swpaul * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 2340516Swpaul * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD 2440516Swpaul * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 2540516Swpaul * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 2640516Swpaul * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 2740516Swpaul * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 2840516Swpaul * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 2940516Swpaul * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 3040516Swpaul * THE POSSIBILITY OF SUCH DAMAGE. 3140516Swpaul * 3250477Speter * $FreeBSD: head/sys/pci/if_rlreg.h 227914 2011-11-23 22:07:13Z yongari $ 3340516Swpaul */ 3440516Swpaul 3540516Swpaul/* 3640516Swpaul * RealTek 8129/8139 register offsets 3740516Swpaul */ 3840516Swpaul#define RL_IDR0 0x0000 /* ID register 0 (station addr) */ 39215018Syongari#define RL_IDR1 0x0001 /* Must use 32-bit accesses (?) */ 40215018Syongari#define RL_IDR2 0x0002 41215018Syongari#define RL_IDR3 0x0003 42215018Syongari#define RL_IDR4 0x0004 43215018Syongari#define RL_IDR5 0x0005 4440516Swpaul /* 0006-0007 reserved */ 45215018Syongari#define RL_MAR0 0x0008 /* Multicast hash table */ 46215018Syongari#define RL_MAR1 0x0009 47215018Syongari#define RL_MAR2 0x000A 48215018Syongari#define RL_MAR3 0x000B 49215018Syongari#define RL_MAR4 0x000C 50215018Syongari#define RL_MAR5 0x000D 51215018Syongari#define RL_MAR6 0x000E 52215018Syongari#define RL_MAR7 0x000F 5340516Swpaul 54215018Syongari#define RL_TXSTAT0 0x0010 /* status of TX descriptor 0 */ 55215018Syongari#define RL_TXSTAT1 0x0014 /* status of TX descriptor 1 */ 56215018Syongari#define RL_TXSTAT2 0x0018 /* status of TX descriptor 2 */ 57215018Syongari#define RL_TXSTAT3 0x001C /* status of TX descriptor 3 */ 5840516Swpaul 59215018Syongari#define RL_TXADDR0 0x0020 /* address of TX descriptor 0 */ 60215018Syongari#define RL_TXADDR1 0x0024 /* address of TX descriptor 1 */ 61215018Syongari#define RL_TXADDR2 0x0028 /* address of TX descriptor 2 */ 62215018Syongari#define RL_TXADDR3 0x002C /* address of TX descriptor 3 */ 6340516Swpaul 64215018Syongari#define RL_RXADDR 0x0030 /* RX ring start address */ 65215018Syongari#define RL_RX_EARLY_BYTES 0x0034 /* RX early byte count */ 66215018Syongari#define RL_RX_EARLY_STAT 0x0036 /* RX early status */ 67215018Syongari#define RL_COMMAND 0x0037 /* command register */ 68215018Syongari#define RL_CURRXADDR 0x0038 /* current address of packet read */ 69215018Syongari#define RL_CURRXBUF 0x003A /* current RX buffer address */ 70215018Syongari#define RL_IMR 0x003C /* interrupt mask register */ 71215018Syongari#define RL_ISR 0x003E /* interrupt status register */ 72215018Syongari#define RL_TXCFG 0x0040 /* transmit config */ 73215018Syongari#define RL_RXCFG 0x0044 /* receive config */ 74215018Syongari#define RL_TIMERCNT 0x0048 /* timer count register */ 75215018Syongari#define RL_MISSEDPKT 0x004C /* missed packet counter */ 76215018Syongari#define RL_EECMD 0x0050 /* EEPROM command register */ 77215018Syongari#define RL_CFG0 0x0051 /* config register #0 */ 78215018Syongari#define RL_CFG1 0x0052 /* config register #1 */ 79176754Syongari#define RL_CFG2 0x0053 /* config register #2 */ 80176754Syongari#define RL_CFG3 0x0054 /* config register #3 */ 81176754Syongari#define RL_CFG4 0x0055 /* config register #4 */ 82176754Syongari#define RL_CFG5 0x0056 /* config register #5 */ 83176754Syongari /* 0057 reserved */ 84215018Syongari#define RL_MEDIASTAT 0x0058 /* media status register (8139) */ 8540516Swpaul /* 0059-005A reserved */ 86215018Syongari#define RL_MII 0x005A /* 8129 chip only */ 87215018Syongari#define RL_HALTCLK 0x005B 88215018Syongari#define RL_MULTIINTR 0x005C /* multiple interrupt */ 89215018Syongari#define RL_PCIREV 0x005E /* PCI revision value */ 9040516Swpaul /* 005F reserved */ 91215018Syongari#define RL_TXSTAT_ALL 0x0060 /* TX status of all descriptors */ 9240516Swpaul 9340516Swpaul/* Direct PHY access registers only available on 8139 */ 94215018Syongari#define RL_BMCR 0x0062 /* PHY basic mode control */ 95215018Syongari#define RL_BMSR 0x0064 /* PHY basic mode status */ 96215018Syongari#define RL_ANAR 0x0066 /* PHY autoneg advert */ 97215018Syongari#define RL_LPAR 0x0068 /* PHY link partner ability */ 98215018Syongari#define RL_ANER 0x006A /* PHY autoneg expansion */ 9940516Swpaul 100215018Syongari#define RL_DISCCNT 0x006C /* disconnect counter */ 101215018Syongari#define RL_FALSECAR 0x006E /* false carrier counter */ 102215018Syongari#define RL_NWAYTST 0x0070 /* NWAY test register */ 103215018Syongari#define RL_RX_ER 0x0072 /* RX_ER counter */ 104215018Syongari#define RL_CSCFG 0x0074 /* CS configuration register */ 10540516Swpaul 106117388Swpaul/* 107117388Swpaul * When operating in special C+ mode, some of the registers in an 108117388Swpaul * 8139C+ chip have different definitions. These are also used for 109117388Swpaul * the 8169 gigE chip. 110117388Swpaul */ 111215018Syongari#define RL_DUMPSTATS_LO 0x0010 /* counter dump command register */ 112215018Syongari#define RL_DUMPSTATS_HI 0x0014 /* counter dump command register */ 113215018Syongari#define RL_TXLIST_ADDR_LO 0x0020 /* 64 bits, 256 byte alignment */ 114215018Syongari#define RL_TXLIST_ADDR_HI 0x0024 /* 64 bits, 256 byte alignment */ 115215018Syongari#define RL_TXLIST_ADDR_HPRIO_LO 0x0028 /* 64 bits, 256 byte alignment */ 116215018Syongari#define RL_TXLIST_ADDR_HPRIO_HI 0x002C /* 64 bits, 256 byte alignment */ 117215018Syongari#define RL_CFG2 0x0053 118215018Syongari#define RL_TIMERINT 0x0054 /* interrupt on timer expire */ 119215018Syongari#define RL_TXSTART 0x00D9 /* 8 bits */ 120215018Syongari#define RL_CPLUS_CMD 0x00E0 /* 16 bits */ 121215018Syongari#define RL_RXLIST_ADDR_LO 0x00E4 /* 64 bits, 256 byte alignment */ 122215018Syongari#define RL_RXLIST_ADDR_HI 0x00E8 /* 64 bits, 256 byte alignment */ 123215018Syongari#define RL_EARLY_TX_THRESH 0x00EC /* 8 bits */ 12440516Swpaul 12540516Swpaul/* 126117388Swpaul * Registers specific to the 8169 gigE chip 127117388Swpaul */ 128215018Syongari#define RL_GTXSTART 0x0038 /* 8 bits */ 129215018Syongari#define RL_TIMERINT_8169 0x0058 /* different offset than 8139 */ 130215018Syongari#define RL_PHYAR 0x0060 131215018Syongari#define RL_TBICSR 0x0064 132215018Syongari#define RL_TBI_ANAR 0x0068 133215018Syongari#define RL_TBI_LPAR 0x006A 134215018Syongari#define RL_GMEDIASTAT 0x006C /* 8 bits */ 135215018Syongari#define RL_MACDBG 0x006D /* 8 bits, 8168C SPIN2 only */ 136215018Syongari#define RL_GPIO 0x006E /* 8 bits, 8168C SPIN2 only */ 137215018Syongari#define RL_PMCH 0x006F /* 8 bits */ 138215018Syongari#define RL_MAXRXPKTLEN 0x00DA /* 16 bits, chip multiplies by 8 */ 139215018Syongari#define RL_INTRMOD 0x00E2 /* 16 bits */ 140117388Swpaul 141117388Swpaul/* 14240516Swpaul * TX config register bits 14340516Swpaul */ 144215018Syongari#define RL_TXCFG_CLRABRT 0x00000001 /* retransmit aborted pkt */ 145215018Syongari#define RL_TXCFG_MAXDMA 0x00000700 /* max DMA burst size */ 146227914Syongari#define RL_TXCFG_QUEUE_EMPTY 0x00000800 /* 8168E-VL or higher */ 147215018Syongari#define RL_TXCFG_CRCAPPEND 0x00010000 /* CRC append (0 = yes) */ 148215018Syongari#define RL_TXCFG_LOOPBKTST 0x00060000 /* loopback test */ 149215018Syongari#define RL_TXCFG_IFG2 0x00080000 /* 8169 only */ 150215018Syongari#define RL_TXCFG_IFG 0x03000000 /* interframe gap */ 151215018Syongari#define RL_TXCFG_HWREV 0x7CC00000 15240516Swpaul 153215018Syongari#define RL_LOOPTEST_OFF 0x00000000 154215018Syongari#define RL_LOOPTEST_ON 0x00020000 155215018Syongari#define RL_LOOPTEST_ON_CPLUS 0x00060000 156119868Swpaul 157159962Swpaul/* Known revision codes. */ 158117388Swpaul 159215018Syongari#define RL_HWREV_8169 0x00000000 160215018Syongari#define RL_HWREV_8169S 0x00800000 161215018Syongari#define RL_HWREV_8110S 0x04000000 162215018Syongari#define RL_HWREV_8169_8110SB 0x10000000 163215018Syongari#define RL_HWREV_8169_8110SC 0x18000000 164218760Syongari#define RL_HWREV_8401E 0x24000000 165215018Syongari#define RL_HWREV_8102EL 0x24800000 166215018Syongari#define RL_HWREV_8102EL_SPIN1 0x24C00000 167215018Syongari#define RL_HWREV_8168D 0x28000000 168215018Syongari#define RL_HWREV_8168DP 0x28800000 169215018Syongari#define RL_HWREV_8168E 0x2C000000 170217498Syongari#define RL_HWREV_8168E_VL 0x2C800000 171217524Syongari#define RL_HWREV_8168B_SPIN1 0x30000000 172215018Syongari#define RL_HWREV_8100E 0x30800000 173215018Syongari#define RL_HWREV_8101E 0x34000000 174215018Syongari#define RL_HWREV_8102E 0x34800000 175215018Syongari#define RL_HWREV_8103E 0x34C00000 176217524Syongari#define RL_HWREV_8168B_SPIN2 0x38000000 177217524Syongari#define RL_HWREV_8168B_SPIN3 0x38400000 178215018Syongari#define RL_HWREV_8168C 0x3C000000 179215018Syongari#define RL_HWREV_8168C_SPIN2 0x3C400000 180215018Syongari#define RL_HWREV_8168CP 0x3C800000 181217911Syongari#define RL_HWREV_8105E 0x40800000 182227638Syongari#define RL_HWREV_8105E_SPIN1 0x40C00000 183227587Syongari#define RL_HWREV_8402 0x44000000 184227639Syongari#define RL_HWREV_8168F 0x48000000 185227590Syongari#define RL_HWREV_8411 0x48800000 186215018Syongari#define RL_HWREV_8139 0x60000000 187215018Syongari#define RL_HWREV_8139A 0x70000000 188215018Syongari#define RL_HWREV_8139AG 0x70800000 189215018Syongari#define RL_HWREV_8139B 0x78000000 190215018Syongari#define RL_HWREV_8130 0x7C000000 191215018Syongari#define RL_HWREV_8139C 0x74000000 192215018Syongari#define RL_HWREV_8139D 0x74400000 193215018Syongari#define RL_HWREV_8139CPLUS 0x74800000 194215018Syongari#define RL_HWREV_8101 0x74C00000 195215018Syongari#define RL_HWREV_8100 0x78800000 196215018Syongari#define RL_HWREV_8169_8110SBL 0x7CC00000 197215018Syongari#define RL_HWREV_8169_8110SCE 0x98000000 198159962Swpaul 199215018Syongari#define RL_TXDMA_16BYTES 0x00000000 200215018Syongari#define RL_TXDMA_32BYTES 0x00000100 201215018Syongari#define RL_TXDMA_64BYTES 0x00000200 202215018Syongari#define RL_TXDMA_128BYTES 0x00000300 203215018Syongari#define RL_TXDMA_256BYTES 0x00000400 204215018Syongari#define RL_TXDMA_512BYTES 0x00000500 205215018Syongari#define RL_TXDMA_1024BYTES 0x00000600 206215018Syongari#define RL_TXDMA_2048BYTES 0x00000700 20745633Swpaul 20840516Swpaul/* 20940516Swpaul * Transmit descriptor status register bits. 21040516Swpaul */ 211215018Syongari#define RL_TXSTAT_LENMASK 0x00001FFF 212215018Syongari#define RL_TXSTAT_OWN 0x00002000 213215018Syongari#define RL_TXSTAT_TX_UNDERRUN 0x00004000 214215018Syongari#define RL_TXSTAT_TX_OK 0x00008000 215215018Syongari#define RL_TXSTAT_EARLY_THRESH 0x003F0000 216215018Syongari#define RL_TXSTAT_COLLCNT 0x0F000000 217215018Syongari#define RL_TXSTAT_CARR_HBEAT 0x10000000 218215018Syongari#define RL_TXSTAT_OUTOFWIN 0x20000000 219215018Syongari#define RL_TXSTAT_TXABRT 0x40000000 220215018Syongari#define RL_TXSTAT_CARRLOSS 0x80000000 22140516Swpaul 22240516Swpaul/* 22340516Swpaul * Interrupt status register bits. 22440516Swpaul */ 225215018Syongari#define RL_ISR_RX_OK 0x0001 226215018Syongari#define RL_ISR_RX_ERR 0x0002 227215018Syongari#define RL_ISR_TX_OK 0x0004 228215018Syongari#define RL_ISR_TX_ERR 0x0008 229215018Syongari#define RL_ISR_RX_OVERRUN 0x0010 230215018Syongari#define RL_ISR_PKT_UNDERRUN 0x0020 231215018Syongari#define RL_ISR_LINKCHG 0x0020 /* 8169 only */ 232215018Syongari#define RL_ISR_FIFO_OFLOW 0x0040 /* 8139 only */ 233215018Syongari#define RL_ISR_TX_DESC_UNAVAIL 0x0080 /* C+ only */ 234215018Syongari#define RL_ISR_SWI 0x0100 /* C+ only */ 235215018Syongari#define RL_ISR_CABLE_LEN_CHGD 0x2000 236215018Syongari#define RL_ISR_PCS_TIMEOUT 0x4000 /* 8129 only */ 237215018Syongari#define RL_ISR_TIMEOUT_EXPIRED 0x4000 238215018Syongari#define RL_ISR_SYSTEM_ERR 0x8000 23940516Swpaul 240215018Syongari#define RL_INTRS \ 24140516Swpaul (RL_ISR_TX_OK|RL_ISR_RX_OK|RL_ISR_RX_ERR|RL_ISR_TX_ERR| \ 24240516Swpaul RL_ISR_RX_OVERRUN|RL_ISR_PKT_UNDERRUN|RL_ISR_FIFO_OFLOW| \ 24340516Swpaul RL_ISR_PCS_TIMEOUT|RL_ISR_SYSTEM_ERR) 24440516Swpaul 245159962Swpaul#ifdef RE_TX_MODERATION 246215018Syongari#define RL_INTRS_CPLUS \ 247119868Swpaul (RL_ISR_RX_OK|RL_ISR_RX_ERR|RL_ISR_TX_ERR| \ 248117388Swpaul RL_ISR_RX_OVERRUN|RL_ISR_PKT_UNDERRUN|RL_ISR_FIFO_OFLOW| \ 249117388Swpaul RL_ISR_PCS_TIMEOUT|RL_ISR_SYSTEM_ERR|RL_ISR_TIMEOUT_EXPIRED) 250159962Swpaul#else 251215018Syongari#define RL_INTRS_CPLUS \ 252159962Swpaul (RL_ISR_RX_OK|RL_ISR_RX_ERR|RL_ISR_TX_ERR|RL_ISR_TX_OK| \ 253159962Swpaul RL_ISR_RX_OVERRUN|RL_ISR_PKT_UNDERRUN|RL_ISR_FIFO_OFLOW| \ 254159962Swpaul RL_ISR_PCS_TIMEOUT|RL_ISR_SYSTEM_ERR|RL_ISR_TIMEOUT_EXPIRED) 255159962Swpaul#endif 256117388Swpaul 25740516Swpaul/* 25840516Swpaul * Media status register. (8139 only) 25940516Swpaul */ 260215018Syongari#define RL_MEDIASTAT_RXPAUSE 0x01 261215018Syongari#define RL_MEDIASTAT_TXPAUSE 0x02 262215018Syongari#define RL_MEDIASTAT_LINK 0x04 263215018Syongari#define RL_MEDIASTAT_SPEED10 0x08 264215018Syongari#define RL_MEDIASTAT_RXFLOWCTL 0x40 /* duplex mode */ 265215018Syongari#define RL_MEDIASTAT_TXFLOWCTL 0x80 /* duplex mode */ 26640516Swpaul 26740516Swpaul/* 26840516Swpaul * Receive config register. 26940516Swpaul */ 270215018Syongari#define RL_RXCFG_RX_ALLPHYS 0x00000001 /* accept all nodes */ 271215018Syongari#define RL_RXCFG_RX_INDIV 0x00000002 /* match filter */ 272215018Syongari#define RL_RXCFG_RX_MULTI 0x00000004 /* accept all multicast */ 273215018Syongari#define RL_RXCFG_RX_BROAD 0x00000008 /* accept all broadcast */ 274215018Syongari#define RL_RXCFG_RX_RUNT 0x00000010 275215018Syongari#define RL_RXCFG_RX_ERRPKT 0x00000020 276215018Syongari#define RL_RXCFG_WRAP 0x00000080 277215018Syongari#define RL_RXCFG_MAXDMA 0x00000700 278215018Syongari#define RL_RXCFG_BUFSZ 0x00001800 279215018Syongari#define RL_RXCFG_FIFOTHRESH 0x0000E000 280215018Syongari#define RL_RXCFG_EARLYTHRESH 0x07000000 28140516Swpaul 282215018Syongari#define RL_RXDMA_16BYTES 0x00000000 283215018Syongari#define RL_RXDMA_32BYTES 0x00000100 284215018Syongari#define RL_RXDMA_64BYTES 0x00000200 285215018Syongari#define RL_RXDMA_128BYTES 0x00000300 286215018Syongari#define RL_RXDMA_256BYTES 0x00000400 287215018Syongari#define RL_RXDMA_512BYTES 0x00000500 288215018Syongari#define RL_RXDMA_1024BYTES 0x00000600 289215018Syongari#define RL_RXDMA_UNLIMITED 0x00000700 29045633Swpaul 291215018Syongari#define RL_RXBUF_8 0x00000000 292215018Syongari#define RL_RXBUF_16 0x00000800 293215018Syongari#define RL_RXBUF_32 0x00001000 294215018Syongari#define RL_RXBUF_64 0x00001800 29540516Swpaul 296215018Syongari#define RL_RXFIFO_16BYTES 0x00000000 297215018Syongari#define RL_RXFIFO_32BYTES 0x00002000 298215018Syongari#define RL_RXFIFO_64BYTES 0x00004000 299215018Syongari#define RL_RXFIFO_128BYTES 0x00006000 300215018Syongari#define RL_RXFIFO_256BYTES 0x00008000 301215018Syongari#define RL_RXFIFO_512BYTES 0x0000A000 302215018Syongari#define RL_RXFIFO_1024BYTES 0x0000C000 303215018Syongari#define RL_RXFIFO_NOTHRESH 0x0000E000 30445633Swpaul 30540516Swpaul/* 30640516Swpaul * Bits in RX status header (included with RX'ed packet 30740516Swpaul * in ring buffer). 30840516Swpaul */ 309215018Syongari#define RL_RXSTAT_RXOK 0x00000001 310215018Syongari#define RL_RXSTAT_ALIGNERR 0x00000002 311215018Syongari#define RL_RXSTAT_CRCERR 0x00000004 312215018Syongari#define RL_RXSTAT_GIANT 0x00000008 313215018Syongari#define RL_RXSTAT_RUNT 0x00000010 314215018Syongari#define RL_RXSTAT_BADSYM 0x00000020 315215018Syongari#define RL_RXSTAT_BROAD 0x00002000 316215018Syongari#define RL_RXSTAT_INDIV 0x00004000 317215018Syongari#define RL_RXSTAT_MULTI 0x00008000 318215018Syongari#define RL_RXSTAT_LENMASK 0xFFFF0000 31940516Swpaul 320215018Syongari#define RL_RXSTAT_UNFINISHED 0xFFF0 /* DMA still in progress */ 32140516Swpaul/* 32240516Swpaul * Command register. 32340516Swpaul */ 324215018Syongari#define RL_CMD_EMPTY_RXBUF 0x0001 325215018Syongari#define RL_CMD_TX_ENB 0x0004 326215018Syongari#define RL_CMD_RX_ENB 0x0008 327215018Syongari#define RL_CMD_RESET 0x0010 328215018Syongari#define RL_CMD_STOPREQ 0x0080 32940516Swpaul 33040516Swpaul/* 331184515Simp * Twister register values. These are completely undocumented and derived 332184515Simp * from public sources. 333184515Simp */ 334215018Syongari#define RL_CSCFG_LINK_OK 0x0400 335215018Syongari#define RL_CSCFG_CHANGE 0x0800 336215018Syongari#define RL_CSCFG_STATUS 0xf000 337215018Syongari#define RL_CSCFG_ROW3 0x7000 338215018Syongari#define RL_CSCFG_ROW2 0x3000 339215018Syongari#define RL_CSCFG_ROW1 0x1000 340215018Syongari#define RL_CSCFG_LINK_DOWN_OFF_CMD 0x03c0 341215018Syongari#define RL_CSCFG_LINK_DOWN_CMD 0xf3c0 342184515Simp 343215018Syongari#define RL_NWAYTST_RESET 0 344215018Syongari#define RL_NWAYTST_CBL_TEST 0x20 345184515Simp 346215018Syongari#define RL_PARA78 0x78 347215018Syongari#define RL_PARA78_DEF 0x78fa8388 348215018Syongari#define RL_PARA7C 0x7C 349215018Syongari#define RL_PARA7C_DEF 0xcb38de43 350215018Syongari#define RL_PARA7C_RETUNE 0xfb38de03 351184515Simp/* 35240516Swpaul * EEPROM control register 35340516Swpaul */ 354215018Syongari#define RL_EE_DATAOUT 0x01 /* Data out */ 355215018Syongari#define RL_EE_DATAIN 0x02 /* Data in */ 356215018Syongari#define RL_EE_CLK 0x04 /* clock */ 357215018Syongari#define RL_EE_SEL 0x08 /* chip select */ 358215018Syongari#define RL_EE_MODE (0x40|0x80) 35940516Swpaul 360215018Syongari#define RL_EEMODE_OFF 0x00 361215018Syongari#define RL_EEMODE_AUTOLOAD 0x40 362215018Syongari#define RL_EEMODE_PROGRAM 0x80 363215018Syongari#define RL_EEMODE_WRITECFG (0x80|0x40) 36440516Swpaul 36540516Swpaul/* 9346 EEPROM commands */ 366215018Syongari#define RL_9346_ADDR_LEN 6 /* 93C46 1K: 128x16 */ 367215018Syongari#define RL_9356_ADDR_LEN 8 /* 93C56 2K: 256x16 */ 368159962Swpaul 369215018Syongari#define RL_9346_WRITE 0x5 370215018Syongari#define RL_9346_READ 0x6 371215018Syongari#define RL_9346_ERASE 0x7 372215018Syongari#define RL_9346_EWEN 0x4 373215018Syongari#define RL_9346_EWEN_ADDR 0x30 374215018Syongari#define RL_9456_EWDS 0x4 375215018Syongari#define RL_9346_EWDS_ADDR 0x00 376159962Swpaul 377215018Syongari#define RL_EECMD_WRITE 0x140 378215018Syongari#define RL_EECMD_READ_6BIT 0x180 379215018Syongari#define RL_EECMD_READ_8BIT 0x600 380215018Syongari#define RL_EECMD_ERASE 0x1c0 38140516Swpaul 382215018Syongari#define RL_EE_ID 0x00 383215018Syongari#define RL_EE_PCI_VID 0x01 384215018Syongari#define RL_EE_PCI_DID 0x02 38540516Swpaul/* Location of station address inside EEPROM */ 386215018Syongari#define RL_EE_EADDR 0x07 38740516Swpaul 38840516Swpaul/* 38940516Swpaul * MII register (8129 only) 39040516Swpaul */ 391215018Syongari#define RL_MII_CLK 0x01 392215018Syongari#define RL_MII_DATAIN 0x02 393215018Syongari#define RL_MII_DATAOUT 0x04 394215018Syongari#define RL_MII_DIR 0x80 /* 0 == input, 1 == output */ 39540516Swpaul 39640516Swpaul/* 39740516Swpaul * Config 0 register 39840516Swpaul */ 399215018Syongari#define RL_CFG0_ROM0 0x01 400215018Syongari#define RL_CFG0_ROM1 0x02 401215018Syongari#define RL_CFG0_ROM2 0x04 402215018Syongari#define RL_CFG0_PL0 0x08 403215018Syongari#define RL_CFG0_PL1 0x10 404215018Syongari#define RL_CFG0_10MBPS 0x20 /* 10 Mbps internal mode */ 405215018Syongari#define RL_CFG0_PCS 0x40 406215018Syongari#define RL_CFG0_SCR 0x80 40740516Swpaul 40840516Swpaul/* 40940516Swpaul * Config 1 register 41040516Swpaul */ 411215018Syongari#define RL_CFG1_PWRDWN 0x01 412215019Syongari#define RL_CFG1_PME 0x01 413215018Syongari#define RL_CFG1_SLEEP 0x02 414215018Syongari#define RL_CFG1_VPDEN 0x02 415215018Syongari#define RL_CFG1_IOMAP 0x04 416215018Syongari#define RL_CFG1_MEMMAP 0x08 417215018Syongari#define RL_CFG1_RSVD 0x10 418176754Syongari#define RL_CFG1_LWACT 0x10 419215018Syongari#define RL_CFG1_DRVLOAD 0x20 420215018Syongari#define RL_CFG1_LED0 0x40 421215018Syongari#define RL_CFG1_FULLDUPLEX 0x40 /* 8129 only */ 422215018Syongari#define RL_CFG1_LED1 0x80 42340516Swpaul 42440516Swpaul/* 425176754Syongari * Config 2 register 426176754Syongari */ 427176754Syongari#define RL_CFG2_PCI33MHZ 0x00 428176754Syongari#define RL_CFG2_PCI66MHZ 0x01 429176754Syongari#define RL_CFG2_PCI64BIT 0x08 430176754Syongari#define RL_CFG2_AUXPWR 0x10 431177522Syongari#define RL_CFG2_MSI 0x20 432176754Syongari 433176754Syongari/* 434176754Syongari * Config 3 register 435176754Syongari */ 436176754Syongari#define RL_CFG3_GRANTSEL 0x80 437176754Syongari#define RL_CFG3_WOL_MAGIC 0x20 438176754Syongari#define RL_CFG3_WOL_LINK 0x10 439217499Syongari#define RL_CFG3_JUMBO_EN0 0x04 /* RTL8168C or later. */ 440176754Syongari#define RL_CFG3_FAST_B2B 0x01 441176754Syongari 442176754Syongari/* 443176754Syongari * Config 4 register 444176754Syongari */ 445176754Syongari#define RL_CFG4_LWPTN 0x04 446176754Syongari#define RL_CFG4_LWPME 0x10 447217499Syongari#define RL_CFG4_JUMBO_EN1 0x02 /* RTL8168C or later. */ 448176754Syongari 449176754Syongari/* 450176754Syongari * Config 5 register 451176754Syongari */ 452176754Syongari#define RL_CFG5_WOL_BCAST 0x40 453176754Syongari#define RL_CFG5_WOL_MCAST 0x20 454176754Syongari#define RL_CFG5_WOL_UCAST 0x10 455176754Syongari#define RL_CFG5_WOL_LANWAKE 0x02 456176754Syongari#define RL_CFG5_PME_STS 0x01 457176754Syongari 458176754Syongari/* 459117388Swpaul * 8139C+ register definitions 460117388Swpaul */ 461117388Swpaul 462117388Swpaul/* RL_DUMPSTATS_LO register */ 463117388Swpaul 464215018Syongari#define RL_DUMPSTATS_START 0x00000008 465117388Swpaul 466117388Swpaul/* Transmit start register */ 467117388Swpaul 468215018Syongari#define RL_TXSTART_SWI 0x01 /* generate TX interrupt */ 469215018Syongari#define RL_TXSTART_START 0x40 /* start normal queue transmit */ 470215018Syongari#define RL_TXSTART_HPRIO_START 0x80 /* start hi prio queue transmit */ 471117388Swpaul 472120043Swpaul/* 473120043Swpaul * Config 2 register, 8139C+/8169/8169S/8110S only 474120043Swpaul */ 475215018Syongari#define RL_CFG2_BUSFREQ 0x07 476215018Syongari#define RL_CFG2_BUSWIDTH 0x08 477215018Syongari#define RL_CFG2_AUXPWRSTS 0x10 478120043Swpaul 479215018Syongari#define RL_BUSFREQ_33MHZ 0x00 480215018Syongari#define RL_BUSFREQ_66MHZ 0x01 481215019Syongari 482215018Syongari#define RL_BUSWIDTH_32BITS 0x00 483215018Syongari#define RL_BUSWIDTH_64BITS 0x08 484120043Swpaul 485117388Swpaul/* C+ mode command register */ 486117388Swpaul 487215018Syongari#define RL_CPLUSCMD_TXENB 0x0001 /* enable C+ transmit mode */ 488215018Syongari#define RL_CPLUSCMD_RXENB 0x0002 /* enable C+ receive mode */ 489215018Syongari#define RL_CPLUSCMD_PCI_MRW 0x0008 /* enable PCI multi-read/write */ 490215018Syongari#define RL_CPLUSCMD_PCI_DAC 0x0010 /* PCI dual-address cycle only */ 491215018Syongari#define RL_CPLUSCMD_RXCSUM_ENB 0x0020 /* enable RX checksum offload */ 492215018Syongari#define RL_CPLUSCMD_VLANSTRIP 0x0040 /* enable VLAN tag stripping */ 493180176Syongari#define RL_CPLUSCMD_MACSTAT_DIS 0x0080 /* 8168B/C/CP */ 494180176Syongari#define RL_CPLUSCMD_ASF 0x0100 /* 8168C/CP */ 495180176Syongari#define RL_CPLUSCMD_DBG_SEL 0x0200 /* 8168C/CP */ 496180176Syongari#define RL_CPLUSCMD_FORCE_TXFC 0x0400 /* 8168C/CP */ 497180176Syongari#define RL_CPLUSCMD_FORCE_RXFC 0x0800 /* 8168C/CP */ 498180176Syongari#define RL_CPLUSCMD_FORCE_HDPX 0x1000 /* 8168C/CP */ 499180176Syongari#define RL_CPLUSCMD_NORMAL_MODE 0x2000 /* 8168C/CP */ 500180176Syongari#define RL_CPLUSCMD_DBG_ENB 0x4000 /* 8168C/CP */ 501180176Syongari#define RL_CPLUSCMD_BIST_ENB 0x8000 /* 8168C/CP */ 502117388Swpaul 503117388Swpaul/* C+ early transmit threshold */ 504117388Swpaul 505215019Syongari#define RL_EARLYTXTHRESH_CNT 0x003F /* byte count times 8 */ 506117388Swpaul 507217902Syongari/* Timer interrupt register */ 508217902Syongari#define RL_TIMERINT_8169_VAL 0x00001FFF 509217902Syongari#define RL_TIMER_MIN 0 510217902Syongari#define RL_TIMER_MAX 65 /* 65.528us */ 511217902Syongari#define RL_TIMER_DEFAULT RL_TIMER_MAX 512217902Syongari#define RL_TIMER_PCIE_CLK 125 /* 125MHZ */ 513217902Syongari#define RL_USECS(x) ((x) * RL_TIMER_PCIE_CLK) 514217902Syongari 515117388Swpaul/* 516117388Swpaul * Gigabit PHY access register (8169 only) 517117388Swpaul */ 518117388Swpaul 519215018Syongari#define RL_PHYAR_PHYDATA 0x0000FFFF 520215018Syongari#define RL_PHYAR_PHYREG 0x001F0000 521215018Syongari#define RL_PHYAR_BUSY 0x80000000 522117388Swpaul 523117388Swpaul/* 524117388Swpaul * Gigabit media status (8169 only) 525117388Swpaul */ 526215018Syongari#define RL_GMEDIASTAT_FDX 0x01 /* full duplex */ 527215018Syongari#define RL_GMEDIASTAT_LINK 0x02 /* link up */ 528215018Syongari#define RL_GMEDIASTAT_10MBPS 0x04 /* 10mps link */ 529215018Syongari#define RL_GMEDIASTAT_100MBPS 0x08 /* 100mbps link */ 530215018Syongari#define RL_GMEDIASTAT_1000MBPS 0x10 /* gigE link */ 531215018Syongari#define RL_GMEDIASTAT_RXFLOW 0x20 /* RX flow control on */ 532215018Syongari#define RL_GMEDIASTAT_TXFLOW 0x40 /* TX flow control on */ 533215018Syongari#define RL_GMEDIASTAT_TBI 0x80 /* TBI enabled */ 534117388Swpaul 535117388Swpaul/* 53640516Swpaul * The RealTek doesn't use a fragment-based descriptor mechanism. 53740516Swpaul * Instead, there are only four register sets, each or which represents 53840516Swpaul * one 'descriptor.' Basically, each TX descriptor is just a contiguous 53940516Swpaul * packet buffer (32-bit aligned!) and we place the buffer addresses in 54040516Swpaul * the registers so the chip knows where they are. 54140516Swpaul * 54240516Swpaul * We can sort of kludge together the same kind of buffer management 54340516Swpaul * used in previous drivers, but we have to do buffer copies almost all 54440516Swpaul * the time, so it doesn't really buy us much. 54540516Swpaul * 54640516Swpaul * For reception, there's just one large buffer where the chip stores 54740516Swpaul * all received packets. 54840516Swpaul */ 54940516Swpaul 550215018Syongari#define RL_RX_BUF_SZ RL_RXBUF_64 551215018Syongari#define RL_RXBUFLEN (1 << ((RL_RX_BUF_SZ >> 11) + 13)) 552215018Syongari#define RL_TX_LIST_CNT 4 553215018Syongari#define RL_MIN_FRAMELEN 60 554184240Syongari#define RL_TX_8139_BUF_ALIGN 4 555184240Syongari#define RL_RX_8139_BUF_ALIGN 8 556184240Syongari#define RL_RX_8139_BUF_RESERVE sizeof(int64_t) 557184240Syongari#define RL_RX_8139_BUF_GUARD_SZ \ 558215019Syongari (ETHER_MAX_LEN + ETHER_VLAN_ENCAP_LEN + RL_RX_8139_BUF_RESERVE) 559215018Syongari#define RL_TXTHRESH(x) ((x) << 11) 560215018Syongari#define RL_TX_THRESH_INIT 96 561215018Syongari#define RL_RX_FIFOTHRESH RL_RXFIFO_NOTHRESH 562215018Syongari#define RL_RX_MAXDMA RL_RXDMA_UNLIMITED 563215018Syongari#define RL_TX_MAXDMA RL_TXDMA_2048BYTES 56440516Swpaul 565215018Syongari#define RL_RXCFG_CONFIG (RL_RX_FIFOTHRESH|RL_RX_MAXDMA|RL_RX_BUF_SZ) 566215018Syongari#define RL_TXCFG_CONFIG (RL_TXCFG_IFG|RL_TX_MAXDMA) 56740516Swpaul 568215018Syongari#define RL_ETHER_ALIGN 2 56948028Swpaul 570177771Syongari/* 571177771Syongari * re(4) hardware ip4csum-tx could be mangled with 28 bytes or less IP packets. 572177771Syongari */ 573177771Syongari#define RL_IP4CSUMTX_MINLEN 28 574177771Syongari#define RL_IP4CSUMTX_PADLEN (ETHER_HDR_LEN + RL_IP4CSUMTX_MINLEN) 575177771Syongari 57640516Swpaulstruct rl_chain_data { 577131605Sbms uint16_t cur_rx; 578131605Sbms uint8_t *rl_rx_buf; 579131605Sbms uint8_t *rl_rx_buf_ptr; 58040516Swpaul 58145633Swpaul struct mbuf *rl_tx_chain[RL_TX_LIST_CNT]; 58281713Swpaul bus_dmamap_t rl_tx_dmamap[RL_TX_LIST_CNT]; 583184240Syongari bus_dma_tag_t rl_tx_tag; 584184240Syongari bus_dma_tag_t rl_rx_tag; 585184240Syongari bus_dmamap_t rl_rx_dmamap; 586184240Syongari bus_addr_t rl_rx_buf_paddr; 587131605Sbms uint8_t last_tx; 588131605Sbms uint8_t cur_tx; 58940516Swpaul}; 59040516Swpaul 591215018Syongari#define RL_INC(x) (x = (x + 1) % RL_TX_LIST_CNT) 592215018Syongari#define RL_CUR_TXADDR(x) ((x->rl_cdata.cur_tx * 4) + RL_TXADDR0) 593215018Syongari#define RL_CUR_TXSTAT(x) ((x->rl_cdata.cur_tx * 4) + RL_TXSTAT0) 594215018Syongari#define RL_CUR_TXMBUF(x) (x->rl_cdata.rl_tx_chain[x->rl_cdata.cur_tx]) 595215018Syongari#define RL_CUR_DMAMAP(x) (x->rl_cdata.rl_tx_dmamap[x->rl_cdata.cur_tx]) 596215018Syongari#define RL_LAST_TXADDR(x) ((x->rl_cdata.last_tx * 4) + RL_TXADDR0) 597215018Syongari#define RL_LAST_TXSTAT(x) ((x->rl_cdata.last_tx * 4) + RL_TXSTAT0) 598215018Syongari#define RL_LAST_TXMBUF(x) (x->rl_cdata.rl_tx_chain[x->rl_cdata.last_tx]) 599215018Syongari#define RL_LAST_DMAMAP(x) (x->rl_cdata.rl_tx_dmamap[x->rl_cdata.last_tx]) 60045633Swpaul 60140516Swpaulstruct rl_type { 602131605Sbms uint16_t rl_vid; 603131605Sbms uint16_t rl_did; 604117388Swpaul int rl_basetype; 605226995Smarius const char *rl_name; 60640516Swpaul}; 60740516Swpaul 608117388Swpaulstruct rl_hwrev { 609131605Sbms uint32_t rl_rev; 610117388Swpaul int rl_type; 611226995Smarius const char *rl_desc; 612217499Syongari int rl_max_mtu; 613117388Swpaul}; 614117388Swpaul 615215018Syongari#define RL_8129 1 616215018Syongari#define RL_8139 2 617215018Syongari#define RL_8139CPLUS 3 618215018Syongari#define RL_8169 4 61940516Swpaul 620215018Syongari#define RL_ISCPLUS(x) ((x)->rl_type == RL_8139CPLUS || \ 621117388Swpaul (x)->rl_type == RL_8169) 622117388Swpaul 623117388Swpaul/* 624117388Swpaul * The 8139C+ and 8160 gigE chips support descriptor-based TX 625117388Swpaul * and RX. In fact, they even support TCP large send. Descriptors 626117388Swpaul * must be allocated in contiguous blocks that are aligned on a 627117388Swpaul * 256-byte boundary. The rings can hold a maximum of 64 descriptors. 628117388Swpaul */ 629117388Swpaul 630117388Swpaul/* 631117388Swpaul * RX/TX descriptor definition. When large send mode is enabled, the 632117388Swpaul * lower 11 bits of the TX rl_cmd word are used to hold the MSS, and 633117388Swpaul * the checksum offload bits are disabled. The structure layout is 634117388Swpaul * the same for RX and TX descriptors 635117388Swpaul */ 636117388Swpaul 637117388Swpaulstruct rl_desc { 638131605Sbms uint32_t rl_cmdstat; 639131605Sbms uint32_t rl_vlanctl; 640131605Sbms uint32_t rl_bufaddr_lo; 641131605Sbms uint32_t rl_bufaddr_hi; 642117388Swpaul}; 643117388Swpaul 644215018Syongari#define RL_TDESC_CMD_FRAGLEN 0x0000FFFF 645215018Syongari#define RL_TDESC_CMD_TCPCSUM 0x00010000 /* TCP checksum enable */ 646215018Syongari#define RL_TDESC_CMD_UDPCSUM 0x00020000 /* UDP checksum enable */ 647215018Syongari#define RL_TDESC_CMD_IPCSUM 0x00040000 /* IP header checksum enable */ 648215018Syongari#define RL_TDESC_CMD_MSSVAL 0x07FF0000 /* Large send MSS value */ 649215018Syongari#define RL_TDESC_CMD_MSSVAL_SHIFT 16 /* Large send MSS value shift */ 650215018Syongari#define RL_TDESC_CMD_LGSEND 0x08000000 /* TCP large send enb */ 651215018Syongari#define RL_TDESC_CMD_EOF 0x10000000 /* end of frame marker */ 652215018Syongari#define RL_TDESC_CMD_SOF 0x20000000 /* start of frame marker */ 653215018Syongari#define RL_TDESC_CMD_EOR 0x40000000 /* end of ring marker */ 654215018Syongari#define RL_TDESC_CMD_OWN 0x80000000 /* chip owns descriptor */ 655117388Swpaul 656215018Syongari#define RL_TDESC_VLANCTL_TAG 0x00020000 /* Insert VLAN tag */ 657215018Syongari#define RL_TDESC_VLANCTL_DATA 0x0000FFFF /* TAG data */ 658180176Syongari/* RTL8168C/RTL8168CP/RTL8111C/RTL8111CP */ 659180176Syongari#define RL_TDESC_CMD_UDPCSUMV2 0x80000000 660215019Syongari#define RL_TDESC_CMD_TCPCSUMV2 0x40000000 661215019Syongari#define RL_TDESC_CMD_IPCSUMV2 0x20000000 662217246Syongari#define RL_TDESC_CMD_MSSVALV2 0x1FFC0000 663217246Syongari#define RL_TDESC_CMD_MSSVALV2_SHIFT 18 664117388Swpaul 665117388Swpaul/* 666117388Swpaul * Error bits are valid only on the last descriptor of a frame 667117388Swpaul * (i.e. RL_TDESC_CMD_EOF == 1) 668117388Swpaul */ 669117388Swpaul 670215018Syongari#define RL_TDESC_STAT_COLCNT 0x000F0000 /* collision count */ 671215018Syongari#define RL_TDESC_STAT_EXCESSCOL 0x00100000 /* excessive collisions */ 672215018Syongari#define RL_TDESC_STAT_LINKFAIL 0x00200000 /* link faulure */ 673215018Syongari#define RL_TDESC_STAT_OWINCOL 0x00400000 /* out-of-window collision */ 674215018Syongari#define RL_TDESC_STAT_TXERRSUM 0x00800000 /* transmit error summary */ 675215018Syongari#define RL_TDESC_STAT_UNDERRUN 0x02000000 /* TX underrun occured */ 676215018Syongari#define RL_TDESC_STAT_OWN 0x80000000 677117388Swpaul 678117388Swpaul/* 679117388Swpaul * RX descriptor cmd/vlan definitions 680117388Swpaul */ 681117388Swpaul 682215018Syongari#define RL_RDESC_CMD_EOR 0x40000000 683215018Syongari#define RL_RDESC_CMD_OWN 0x80000000 684215018Syongari#define RL_RDESC_CMD_BUFLEN 0x00001FFF 685117388Swpaul 686215018Syongari#define RL_RDESC_STAT_OWN 0x80000000 687215018Syongari#define RL_RDESC_STAT_EOR 0x40000000 688215018Syongari#define RL_RDESC_STAT_SOF 0x20000000 689215018Syongari#define RL_RDESC_STAT_EOF 0x10000000 690215018Syongari#define RL_RDESC_STAT_FRALIGN 0x08000000 /* frame alignment error */ 691215018Syongari#define RL_RDESC_STAT_MCAST 0x04000000 /* multicast pkt received */ 692215018Syongari#define RL_RDESC_STAT_UCAST 0x02000000 /* unicast pkt received */ 693215018Syongari#define RL_RDESC_STAT_BCAST 0x01000000 /* broadcast pkt received */ 694215018Syongari#define RL_RDESC_STAT_BUFOFLOW 0x00800000 /* out of buffer space */ 695215018Syongari#define RL_RDESC_STAT_FIFOOFLOW 0x00400000 /* FIFO overrun */ 696215018Syongari#define RL_RDESC_STAT_GIANT 0x00200000 /* pkt > 4096 bytes */ 697215018Syongari#define RL_RDESC_STAT_RXERRSUM 0x00100000 /* RX error summary */ 698215018Syongari#define RL_RDESC_STAT_RUNT 0x00080000 /* runt packet received */ 699215018Syongari#define RL_RDESC_STAT_CRCERR 0x00040000 /* CRC error */ 700215018Syongari#define RL_RDESC_STAT_PROTOID 0x00030000 /* Protocol type */ 701180176Syongari#define RL_RDESC_STAT_UDP 0x00020000 /* UDP, 8168C/CP, 8111C/CP */ 702180176Syongari#define RL_RDESC_STAT_TCP 0x00010000 /* TCP, 8168C/CP, 8111C/CP */ 703215018Syongari#define RL_RDESC_STAT_IPSUMBAD 0x00008000 /* IP header checksum bad */ 704215018Syongari#define RL_RDESC_STAT_UDPSUMBAD 0x00004000 /* UDP checksum bad */ 705215018Syongari#define RL_RDESC_STAT_TCPSUMBAD 0x00002000 /* TCP checksum bad */ 706215018Syongari#define RL_RDESC_STAT_FRAGLEN 0x00001FFF /* RX'ed frame/frag len */ 707215018Syongari#define RL_RDESC_STAT_GFRAGLEN 0x00003FFF /* RX'ed frame/frag len */ 708215018Syongari#define RL_RDESC_STAT_ERRS (RL_RDESC_STAT_GIANT|RL_RDESC_STAT_RUNT| \ 709135896Sjmg RL_RDESC_STAT_CRCERR) 710117388Swpaul 711215018Syongari#define RL_RDESC_VLANCTL_TAG 0x00010000 /* VLAN tag available 712117388Swpaul (rl_vlandata valid)*/ 713215018Syongari#define RL_RDESC_VLANCTL_DATA 0x0000FFFF /* TAG data */ 714180176Syongari/* RTL8168C/RTL8168CP/RTL8111C/RTL8111CP */ 715180176Syongari#define RL_RDESC_IPV6 0x80000000 716180176Syongari#define RL_RDESC_IPV4 0x40000000 717117388Swpaul 718215018Syongari#define RL_PROTOID_NONIP 0x00000000 719215018Syongari#define RL_PROTOID_TCPIP 0x00010000 720215018Syongari#define RL_PROTOID_UDPIP 0x00020000 721215018Syongari#define RL_PROTOID_IP 0x00030000 722215018Syongari#define RL_TCPPKT(x) (((x) & RL_RDESC_STAT_PROTOID) == \ 723117388Swpaul RL_PROTOID_TCPIP) 724215018Syongari#define RL_UDPPKT(x) (((x) & RL_RDESC_STAT_PROTOID) == \ 725117388Swpaul RL_PROTOID_UDPIP) 726117388Swpaul 727117388Swpaul/* 728117388Swpaul * Statistics counter structure (8139C+ and 8169 only) 729117388Swpaul */ 730117388Swpaulstruct rl_stats { 731214844Syongari uint64_t rl_tx_pkts; 732214844Syongari uint64_t rl_rx_pkts; 733214844Syongari uint64_t rl_tx_errs; 734214844Syongari uint32_t rl_rx_errs; 735131605Sbms uint16_t rl_missed_pkts; 736131605Sbms uint16_t rl_rx_framealign_errs; 737131605Sbms uint32_t rl_tx_onecoll; 738131605Sbms uint32_t rl_tx_multicolls; 739214844Syongari uint64_t rl_rx_ucasts; 740214844Syongari uint64_t rl_rx_bcasts; 741131605Sbms uint32_t rl_rx_mcasts; 742131605Sbms uint16_t rl_tx_aborts; 743131605Sbms uint16_t rl_rx_underruns; 744117388Swpaul}; 745117388Swpaul 746135467Sjmg/* 747135467Sjmg * Rx/Tx descriptor parameters (8139C+ and 8169 only) 748135467Sjmg * 749175337Syongari * 8139C+ 750175337Syongari * Number of descriptors supported : up to 64 751175337Syongari * Descriptor alignment : 256 bytes 752175337Syongari * Tx buffer : At least 4 bytes in length. 753175337Syongari * Rx buffer : At least 8 bytes in length and 8 bytes alignment required. 754215019Syongari * 755175337Syongari * 8169 756175337Syongari * Number of descriptors supported : up to 1024 757175337Syongari * Descriptor alignment : 256 bytes 758175337Syongari * Tx buffer : At least 4 bytes in length. 759175337Syongari * Rx buffer : At least 8 bytes in length and 8 bytes alignment required. 760135467Sjmg */ 761164460Syongari#ifndef __NO_STRICT_ALIGNMENT 762215018Syongari#define RE_FIXUP_RX 1 763135896Sjmg#endif 764135896Sjmg 765215018Syongari#define RL_8169_TX_DESC_CNT 256 766215018Syongari#define RL_8169_RX_DESC_CNT 256 767215018Syongari#define RL_8139_TX_DESC_CNT 64 768215018Syongari#define RL_8139_RX_DESC_CNT 64 769215018Syongari#define RL_TX_DESC_CNT RL_8169_TX_DESC_CNT 770215018Syongari#define RL_RX_DESC_CNT RL_8169_RX_DESC_CNT 771217499Syongari#define RL_RX_JUMBO_DESC_CNT RL_RX_DESC_CNT 772175337Syongari#define RL_NTXSEGS 32 773159962Swpaul 774215018Syongari#define RL_RING_ALIGN 256 775215018Syongari#define RL_DUMP_ALIGN 64 776215018Syongari#define RL_IFQ_MAXLEN 512 777215018Syongari#define RL_TX_DESC_NXT(sc,x) ((x + 1) & ((sc)->rl_ldata.rl_tx_desc_cnt - 1)) 778215018Syongari#define RL_TX_DESC_PRV(sc,x) ((x - 1) & ((sc)->rl_ldata.rl_tx_desc_cnt - 1)) 779215018Syongari#define RL_RX_DESC_NXT(sc,x) ((x + 1) & ((sc)->rl_ldata.rl_rx_desc_cnt - 1)) 780215018Syongari#define RL_OWN(x) (le32toh((x)->rl_cmdstat) & RL_RDESC_STAT_OWN) 781215018Syongari#define RL_RXBYTES(x) (le32toh((x)->rl_cmdstat) & sc->rl_rxlenmask) 782215018Syongari#define RL_PKTSZ(x) ((x)/* >> 3*/) 783135896Sjmg#ifdef RE_FIXUP_RX 784215018Syongari#define RE_ETHER_ALIGN sizeof(uint64_t) 785215018Syongari#define RE_RX_DESC_BUFLEN (MCLBYTES - RE_ETHER_ALIGN) 786135896Sjmg#else 787215018Syongari#define RE_ETHER_ALIGN 0 788215018Syongari#define RE_RX_DESC_BUFLEN MCLBYTES 789135896Sjmg#endif 790117388Swpaul 791188474Syongari#define RL_MSI_MESSAGES 1 792171560Syongari 793215018Syongari#define RL_ADDR_LO(y) ((uint64_t) (y) & 0xFFFFFFFF) 794215018Syongari#define RL_ADDR_HI(y) ((uint64_t) (y) >> 32) 795118712Swpaul 796181270Syongari/* 797181270Syongari * The number of bits reserved for MSS in RealTek controllers is 798181270Syongari * 11bits. This limits the maximum interface MTU size in TSO case 799181270Syongari * as upper stack should not generate TCP segments with MSS greater 800181270Syongari * than the limit. 801181270Syongari */ 802181270Syongari#define RL_TSO_MTU (2047 - ETHER_HDR_LEN - ETHER_CRC_LEN) 803181270Syongari 804135896Sjmg/* see comment in dev/re/if_re.c */ 805215018Syongari#define RL_JUMBO_FRAMELEN 7440 806217499Syongari#define RL_JUMBO_MTU \ 807217499Syongari (RL_JUMBO_FRAMELEN-ETHER_VLAN_ENCAP_LEN-ETHER_HDR_LEN-ETHER_CRC_LEN) 808217499Syongari#define RL_JUMBO_MTU_6K \ 809217499Syongari ((6 * 1024) - ETHER_VLAN_ENCAP_LEN - ETHER_HDR_LEN - ETHER_CRC_LEN) 810217499Syongari#define RL_JUMBO_MTU_9K \ 811217499Syongari ((9 * 1024) - ETHER_VLAN_ENCAP_LEN - ETHER_HDR_LEN - ETHER_CRC_LEN) 812217499Syongari#define RL_MTU \ 813176756Syongari (ETHER_MAX_LEN + ETHER_VLAN_ENCAP_LEN - ETHER_HDR_LEN - ETHER_CRC_LEN) 814119868Swpaul 815175337Syongaristruct rl_txdesc { 816175337Syongari struct mbuf *tx_m; 817175337Syongari bus_dmamap_t tx_dmamap; 818175337Syongari}; 819117388Swpaul 820175337Syongaristruct rl_rxdesc { 821175337Syongari struct mbuf *rx_m; 822175337Syongari bus_dmamap_t rx_dmamap; 823175337Syongari bus_size_t rx_size; 824117388Swpaul}; 825117388Swpaul 826117388Swpaulstruct rl_list_data { 827175337Syongari struct rl_txdesc rl_tx_desc[RL_TX_DESC_CNT]; 828175337Syongari struct rl_rxdesc rl_rx_desc[RL_RX_DESC_CNT]; 829217499Syongari struct rl_rxdesc rl_jrx_desc[RL_RX_JUMBO_DESC_CNT]; 830175337Syongari int rl_tx_desc_cnt; 831175337Syongari int rl_rx_desc_cnt; 832117388Swpaul int rl_tx_prodidx; 833117388Swpaul int rl_rx_prodidx; 834117388Swpaul int rl_tx_considx; 835117388Swpaul int rl_tx_free; 836175337Syongari bus_dma_tag_t rl_tx_mtag; /* mbuf TX mapping tag */ 837175337Syongari bus_dma_tag_t rl_rx_mtag; /* mbuf RX mapping tag */ 838217499Syongari bus_dma_tag_t rl_jrx_mtag; /* mbuf RX mapping tag */ 839175337Syongari bus_dmamap_t rl_rx_sparemap; 840217499Syongari bus_dmamap_t rl_jrx_sparemap; 841117388Swpaul bus_dma_tag_t rl_stag; /* stats mapping tag */ 842117388Swpaul bus_dmamap_t rl_smap; /* stats map */ 843117388Swpaul struct rl_stats *rl_stats; 844118712Swpaul bus_addr_t rl_stats_addr; 845117388Swpaul bus_dma_tag_t rl_rx_list_tag; 846117388Swpaul bus_dmamap_t rl_rx_list_map; 847117388Swpaul struct rl_desc *rl_rx_list; 848118712Swpaul bus_addr_t rl_rx_list_addr; 849117388Swpaul bus_dma_tag_t rl_tx_list_tag; 850117388Swpaul bus_dmamap_t rl_tx_list_map; 851117388Swpaul struct rl_desc *rl_tx_list; 852118712Swpaul bus_addr_t rl_tx_list_addr; 853117388Swpaul}; 854117388Swpaul 855184515Simpenum rl_twist { DONE, CHK_LINK, FIND_ROW, SET_PARAM, RECHK_LONG, RETUNE }; 856184515Simp 85740516Swpaulstruct rl_softc { 858147256Sbrooks struct ifnet *rl_ifp; /* interface info */ 85941569Swpaul bus_space_handle_t rl_bhandle; /* bus space handle */ 86041569Swpaul bus_space_tag_t rl_btag; /* bus space tag */ 861159962Swpaul device_t rl_dev; 86250703Swpaul struct resource *rl_res; 863180169Syongari int rl_res_id; 864180169Syongari int rl_res_type; 865217857Syongari struct resource *rl_res_pba; 866171560Syongari struct resource *rl_irq[RL_MSI_MESSAGES]; 867171560Syongari void *rl_intrhand[RL_MSI_MESSAGES]; 86850703Swpaul device_t rl_miibus; 86981713Swpaul bus_dma_tag_t rl_parent_tag; 870131605Sbms uint8_t rl_type; 871226995Smarius const struct rl_hwrev *rl_hwrev; 87267931Swpaul int rl_eecmd_read; 873159962Swpaul int rl_eewidth; 874227593Syongari int rl_expcap; 87552426Swpaul int rl_txthresh; 87640516Swpaul struct rl_chain_data rl_cdata; 877117388Swpaul struct rl_list_data rl_ldata; 878150720Sjhb struct callout rl_stat_callout; 879164811Sru int rl_watchdog_timer; 88067087Swpaul struct mtx rl_mtx; 881119868Swpaul struct mbuf *rl_head; 882119868Swpaul struct mbuf *rl_tail; 883131605Sbms uint32_t rl_rxlenmask; 884119868Swpaul int rl_testmode; 885168828Syongari int rl_if_flags; 886184559Simp int rl_twister_enable; 887184515Simp enum rl_twist rl_twister; 888184515Simp int rl_twist_row; 889184515Simp int rl_twist_col; 89086822Siwasaki int suspended; /* 0 = normal 1 = suspended */ 89194883Sluigi#ifdef DEVICE_POLLING 89294883Sluigi int rxcycles; 89394883Sluigi#endif 894159962Swpaul 895159962Swpaul struct task rl_inttask; 896159962Swpaul 897159962Swpaul int rl_txstart; 898217902Syongari int rl_int_rx_act; 899217902Syongari int rl_int_rx_mod; 900180171Syongari uint32_t rl_flags; 901227914Syongari#define RL_FLAG_MSI 0x00000001 902227914Syongari#define RL_FLAG_AUTOPAD 0x00000002 903227914Syongari#define RL_FLAG_PHYWAKE_PM 0x00000004 904227914Syongari#define RL_FLAG_PHYWAKE 0x00000008 905227914Syongari#define RL_FLAG_JUMBOV2 0x00000010 906227914Syongari#define RL_FLAG_PAR 0x00000020 907227914Syongari#define RL_FLAG_DESCV2 0x00000040 908227914Syongari#define RL_FLAG_MACSTAT 0x00000080 909227914Syongari#define RL_FLAG_FASTETHER 0x00000100 910227914Syongari#define RL_FLAG_CMDSTOP 0x00000200 911227914Syongari#define RL_FLAG_MACRESET 0x00000400 912227914Syongari#define RL_FLAG_MSIX 0x00000800 913227914Syongari#define RL_FLAG_WOLRXENB 0x00001000 914227914Syongari#define RL_FLAG_MACSLEEP 0x00002000 915227914Syongari#define RL_FLAG_WAIT_TXPOLL 0x00004000 916227914Syongari#define RL_FLAG_CMDSTOP_WAIT_TXQ 0x00008000 917227914Syongari#define RL_FLAG_PCIE 0x40000000 918227914Syongari#define RL_FLAG_LINK 0x80000000 91940516Swpaul}; 92040516Swpaul 92172200Sbmilekic#define RL_LOCK(_sc) mtx_lock(&(_sc)->rl_mtx) 92272200Sbmilekic#define RL_UNLOCK(_sc) mtx_unlock(&(_sc)->rl_mtx) 923122689Ssam#define RL_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->rl_mtx, MA_OWNED) 92467087Swpaul 92540516Swpaul/* 92640516Swpaul * register space access macros 92740516Swpaul */ 928215018Syongari#define CSR_WRITE_STREAM_4(sc, reg, val) \ 929119738Stmm bus_space_write_stream_4(sc->rl_btag, sc->rl_bhandle, reg, val) 930215018Syongari#define CSR_WRITE_4(sc, reg, val) \ 93141569Swpaul bus_space_write_4(sc->rl_btag, sc->rl_bhandle, reg, val) 932215018Syongari#define CSR_WRITE_2(sc, reg, val) \ 93341569Swpaul bus_space_write_2(sc->rl_btag, sc->rl_bhandle, reg, val) 934215018Syongari#define CSR_WRITE_1(sc, reg, val) \ 93541569Swpaul bus_space_write_1(sc->rl_btag, sc->rl_bhandle, reg, val) 93640516Swpaul 937215018Syongari#define CSR_READ_4(sc, reg) \ 93841569Swpaul bus_space_read_4(sc->rl_btag, sc->rl_bhandle, reg) 939215018Syongari#define CSR_READ_2(sc, reg) \ 94041569Swpaul bus_space_read_2(sc->rl_btag, sc->rl_bhandle, reg) 941215018Syongari#define CSR_READ_1(sc, reg) \ 94241569Swpaul bus_space_read_1(sc->rl_btag, sc->rl_bhandle, reg) 94340516Swpaul 944226995Smarius#define CSR_BARRIER(sc, reg, length, flags) \ 945226995Smarius bus_space_barrier(sc->rl_btag, sc->rl_bhandle, reg, length, flags) 946226995Smarius 947215018Syongari#define CSR_SETBIT_1(sc, offset, val) \ 948159962Swpaul CSR_WRITE_1(sc, offset, CSR_READ_1(sc, offset) | (val)) 949159962Swpaul 950215018Syongari#define CSR_CLRBIT_1(sc, offset, val) \ 951159962Swpaul CSR_WRITE_1(sc, offset, CSR_READ_1(sc, offset) & ~(val)) 952159962Swpaul 953215018Syongari#define CSR_SETBIT_2(sc, offset, val) \ 954159962Swpaul CSR_WRITE_2(sc, offset, CSR_READ_2(sc, offset) | (val)) 955159962Swpaul 956215018Syongari#define CSR_CLRBIT_2(sc, offset, val) \ 957159962Swpaul CSR_WRITE_2(sc, offset, CSR_READ_2(sc, offset) & ~(val)) 958159962Swpaul 959215018Syongari#define CSR_SETBIT_4(sc, offset, val) \ 960159962Swpaul CSR_WRITE_4(sc, offset, CSR_READ_4(sc, offset) | (val)) 961159962Swpaul 962215018Syongari#define CSR_CLRBIT_4(sc, offset, val) \ 963159962Swpaul CSR_WRITE_4(sc, offset, CSR_READ_4(sc, offset) & ~(val)) 964159962Swpaul 965215018Syongari#define RL_TIMEOUT 1000 966215018Syongari#define RL_PHY_TIMEOUT 2000 96740516Swpaul 96840516Swpaul/* 96940516Swpaul * General constants that are fun to know. 97040516Swpaul * 97140516Swpaul * RealTek PCI vendor ID 97240516Swpaul */ 97340516Swpaul#define RT_VENDORID 0x10EC 97440516Swpaul 97540516Swpaul/* 97640516Swpaul * RealTek chip device IDs. 97740516Swpaul */ 978215018Syongari#define RT_DEVICEID_8139D 0x8039 97940516Swpaul#define RT_DEVICEID_8129 0x8129 980215018Syongari#define RT_DEVICEID_8101E 0x8136 98167771Swpaul#define RT_DEVICEID_8138 0x8138 98240516Swpaul#define RT_DEVICEID_8139 0x8139 983215018Syongari#define RT_DEVICEID_8169SC 0x8167 984215018Syongari#define RT_DEVICEID_8168 0x8168 985215018Syongari#define RT_DEVICEID_8169 0x8169 986215018Syongari#define RT_DEVICEID_8100 0x8100 98740516Swpaul 988215018Syongari#define RT_REVID_8139CPLUS 0x20 989117388Swpaul 99040516Swpaul/* 99144238Swpaul * Accton PCI vendor ID 99244238Swpaul */ 993215018Syongari#define ACCTON_VENDORID 0x1113 99444238Swpaul 99544238Swpaul/* 99641243Swpaul * Accton MPX 5030/5038 device ID. 99741243Swpaul */ 998215018Syongari#define ACCTON_DEVICEID_5030 0x1211 99941243Swpaul 100041243Swpaul/* 100194400Swpaul * Nortel PCI vendor ID 100294400Swpaul */ 1003215018Syongari#define NORTEL_VENDORID 0x126C 100494400Swpaul 100594400Swpaul/* 100644238Swpaul * Delta Electronics Vendor ID. 100744238Swpaul */ 1008215018Syongari#define DELTA_VENDORID 0x1500 100944238Swpaul 101044238Swpaul/* 101144238Swpaul * Delta device IDs. 101244238Swpaul */ 1013215018Syongari#define DELTA_DEVICEID_8139 0x1360 101444238Swpaul 101544238Swpaul/* 101644238Swpaul * Addtron vendor ID. 101744238Swpaul */ 1018215018Syongari#define ADDTRON_VENDORID 0x4033 101944238Swpaul 102044238Swpaul/* 102144238Swpaul * Addtron device IDs. 102244238Swpaul */ 1023215018Syongari#define ADDTRON_DEVICEID_8139 0x1360 102444238Swpaul 102544238Swpaul/* 102672813Swpaul * D-Link vendor ID. 102772813Swpaul */ 1028215018Syongari#define DLINK_VENDORID 0x1186 102972813Swpaul 103072813Swpaul/* 103172813Swpaul * D-Link DFE-530TX+ device ID 103272813Swpaul */ 1033215018Syongari#define DLINK_DEVICEID_530TXPLUS 0x1300 103472813Swpaul 103572813Swpaul/* 1036148722Stobez * D-Link DFE-5280T device ID 1037148722Stobez */ 1038215018Syongari#define DLINK_DEVICEID_528T 0x4300 1039224506Syongari#define DLINK_DEVICEID_530T_REVC 0x4302 1040148722Stobez 1041148722Stobez/* 104296112Sjhb * D-Link DFE-690TXD device ID 104396112Sjhb */ 1044215018Syongari#define DLINK_DEVICEID_690TXD 0x1340 104596112Sjhb 104696112Sjhb/* 1047103020Siwasaki * Corega K.K vendor ID 1048103020Siwasaki */ 1049215018Syongari#define COREGA_VENDORID 0x1259 1050103020Siwasaki 1051103020Siwasaki/* 1052109095Ssanpei * Corega FEther CB-TXD device ID 1053103020Siwasaki */ 1054215018Syongari#define COREGA_DEVICEID_FETHERCBTXD 0xa117 1055103020Siwasaki 1056103020Siwasaki/* 1057109095Ssanpei * Corega FEtherII CB-TXD device ID 1058109095Ssanpei */ 1059215018Syongari#define COREGA_DEVICEID_FETHERIICBTXD 0xa11e 1060109095Ssanpei 1061111381Sdan/* 1062134433Ssanpei * Corega CG-LAPCIGT device ID 1063134433Ssanpei */ 1064215018Syongari#define COREGA_DEVICEID_CGLAPCIGT 0xc107 1065134433Ssanpei 1066134433Ssanpei/* 1067151341Sjhb * Linksys vendor ID 1068151341Sjhb */ 1069215018Syongari#define LINKSYS_VENDORID 0x1737 1070151341Sjhb 1071151341Sjhb/* 1072151341Sjhb * Linksys EG1032 device ID 1073151341Sjhb */ 1074215018Syongari#define LINKSYS_DEVICEID_EG1032 0x1032 1075151341Sjhb 1076151341Sjhb/* 1077151341Sjhb * Linksys EG1032 rev 3 sub-device ID 1078151341Sjhb */ 1079215018Syongari#define LINKSYS_SUBDEVICE_EG1032_REV3 0x0024 1080151341Sjhb 1081151341Sjhb/* 1082111381Sdan * Peppercon vendor ID 1083111381Sdan */ 1084215018Syongari#define PEPPERCON_VENDORID 0x1743 1085109095Ssanpei 1086111381Sdan/* 1087111381Sdan * Peppercon ROL-F device ID 1088111381Sdan */ 1089215018Syongari#define PEPPERCON_DEVICEID_ROLF 0x8139 1090109095Ssanpei 1091109095Ssanpei/* 1092112379Ssanpei * Planex Communications, Inc. vendor ID 1093112379Ssanpei */ 1094215018Syongari#define PLANEX_VENDORID 0x14ea 1095112379Ssanpei 1096112379Ssanpei/* 1097173948Sremko * Planex FNW-3603-TX device ID 1098173948Sremko */ 1099215018Syongari#define PLANEX_DEVICEID_FNW3603TX 0xab06 1100173948Sremko 1101173948Sremko/* 1102112379Ssanpei * Planex FNW-3800-TX device ID 1103112379Ssanpei */ 1104215018Syongari#define PLANEX_DEVICEID_FNW3800TX 0xab07 1105112379Ssanpei 1106112379Ssanpei/* 1107117388Swpaul * LevelOne vendor ID 1108117388Swpaul */ 1109215018Syongari#define LEVEL1_VENDORID 0x018A 1110117388Swpaul 1111117388Swpaul/* 1112117388Swpaul * LevelOne FPC-0106TX devide ID 1113117388Swpaul */ 1114215018Syongari#define LEVEL1_DEVICEID_FPC0106TX 0x0106 1115117388Swpaul 1116117388Swpaul/* 1117117388Swpaul * Compaq vendor ID 1118117388Swpaul */ 1119215018Syongari#define CP_VENDORID 0x021B 1120117388Swpaul 1121117388Swpaul/* 1122117388Swpaul * Edimax vendor ID 1123117388Swpaul */ 1124215018Syongari#define EDIMAX_VENDORID 0x13D1 1125117388Swpaul 1126117388Swpaul/* 1127117388Swpaul * Edimax EP-4103DL cardbus device ID 1128117388Swpaul */ 1129215018Syongari#define EDIMAX_DEVICEID_EP4103DL 0xAB06 1130117388Swpaul 1131160883Swpaul/* US Robotics vendor ID */ 1132160883Swpaul 1133215018Syongari#define USR_VENDORID 0x16EC 1134160883Swpaul 1135160883Swpaul/* US Robotics 997902 device ID */ 1136160883Swpaul 1137215018Syongari#define USR_DEVICEID_997902 0x0116 1138