1139825Simp/*- 249076Swpaul * Copyright (c) 1997, 1998, 1999 349076Swpaul * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved. 449076Swpaul * 549076Swpaul * Redistribution and use in source and binary forms, with or without 649076Swpaul * modification, are permitted provided that the following conditions 749076Swpaul * are met: 849076Swpaul * 1. Redistributions of source code must retain the above copyright 949076Swpaul * notice, this list of conditions and the following disclaimer. 1049076Swpaul * 2. Redistributions in binary form must reproduce the above copyright 1149076Swpaul * notice, this list of conditions and the following disclaimer in the 1249076Swpaul * documentation and/or other materials provided with the distribution. 1349076Swpaul * 3. All advertising materials mentioning features or use of this software 1449076Swpaul * must display the following acknowledgement: 1549076Swpaul * This product includes software developed by Bill Paul. 1649076Swpaul * 4. Neither the name of the author nor the names of any co-contributors 1749076Swpaul * may be used to endorse or promote products derived from this software 1849076Swpaul * without specific prior written permission. 1949076Swpaul * 2049076Swpaul * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND 2149076Swpaul * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 2249076Swpaul * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 2349076Swpaul * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD 2449076Swpaul * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 2549076Swpaul * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 2649076Swpaul * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 2749076Swpaul * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 2849076Swpaul * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 2949076Swpaul * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 3049076Swpaul * THE POSSIBILITY OF SUCH DAMAGE. 3149076Swpaul * 3250477Speter * $FreeBSD: releng/10.2/sys/dev/sf/if_sfreg.h 232203 2012-02-27 08:55:32Z kevlo $ 3349076Swpaul */ 3449076Swpaul 3549076Swpaul/* 3649076Swpaul * Registers for the Adaptec AIC-6915 Starfire. The Starfire has a 512K 3749076Swpaul * register space. These registers can be accessed in the following way: 3849076Swpaul * - PCI config registers are always accessible through PCI config space 3949076Swpaul * - Full 512K space mapped into memory using PCI memory mapped access 4049076Swpaul * - 256-byte I/O space mapped through PCI I/O access 4149076Swpaul * - Full 512K space mapped through indirect I/O using PCI I/O access 4249076Swpaul * It's possible to use either memory mapped mode or I/O mode to access 4349076Swpaul * the registers, but memory mapped is usually the easiest. All registers 4449076Swpaul * are 32 bits wide and must be accessed using 32-bit operations. 4549076Swpaul */ 4649076Swpaul 4749076Swpaul/* 4849076Swpaul * Adaptec PCI vendor ID. 4949076Swpaul */ 5049076Swpaul#define AD_VENDORID 0x9004 5149076Swpaul 5249076Swpaul/* 5349076Swpaul * AIC-6915 PCI device ID. 5449076Swpaul */ 5549076Swpaul#define AD_DEVICEID_STARFIRE 0x6915 5649076Swpaul 5749076Swpaul/* 5849076Swpaul * AIC-6915 subsystem IDs. Adaptec uses the subsystem ID to identify 5949076Swpaul * the exact kind of NIC on which the ASIC is mounted. Currently there 6049076Swpaul * are six different variations. Note: the Adaptec manual lists code 0x28 6149076Swpaul * for two different NICs: the 62044 and the 69011/TX. This is a typo: 6249076Swpaul * the code for the 62044 is really 0x18. 6353468Swpaul * 6453468Swpaul * Note that there also appears to be an 0x19 code for a newer rev 6553468Swpaul * 62044 card. 6649076Swpaul */ 6749076Swpaul#define AD_SUBSYSID_62011_REV0 0x0008 /* single port 10/100baseTX 64-bit */ 6849076Swpaul#define AD_SUBSYSID_62011_REV1 0x0009 /* single port 10/100baseTX 64-bit */ 6949076Swpaul#define AD_SUBSYSID_62022 0x0010 /* dual port 10/100baseTX 64-bit */ 7053468Swpaul#define AD_SUBSYSID_62044_REV0 0x0018 /* quad port 10/100baseTX 64-bit */ 7153468Swpaul#define AD_SUBSYSID_62044_REV1 0x0019 /* quad port 10/100baseTX 64-bit */ 7249076Swpaul#define AD_SUBSYSID_62020 0x0020 /* single port 10/100baseFX 64-bit */ 7349076Swpaul#define AD_SUBSYSID_69011 0x0028 /* single port 10/100baseTX 32-bit */ 7449076Swpaul 7549076Swpaul/* 7649076Swpaul * Starfire internal register space map. The entire register space 7749076Swpaul * is available using PCI memory mapped mode. The SF_RMAP_INTREG 7849076Swpaul * space is available using PCI I/O mode. The entire space can be 7949076Swpaul * accessed using indirect I/O using the indirect I/O addr and 8049076Swpaul * indirect I/O data registers located within the SF_RMAP_INTREG space. 8149076Swpaul */ 8249076Swpaul#define SF_RMAP_ROMADDR_BASE 0x00000 /* Expansion ROM space */ 8349076Swpaul#define SF_RMAP_ROMADDR_MAX 0x3FFFF 8449076Swpaul 8549076Swpaul#define SF_RMAP_EXGPIO_BASE 0x40000 /* External general purpose regs */ 8649076Swpaul#define SF_RMAP_EXGPIO_MAX 0x3FFFF 8749076Swpaul 8849076Swpaul#define SF_RMAP_INTREG_BASE 0x50000 /* Internal functional registers */ 8949076Swpaul#define SF_RMAP_INTREG_MAX 0x500FF 9049076Swpaul#define SF_RMAP_GENREG_BASE 0x50100 /* General purpose registers */ 9149076Swpaul#define SF_RMAP_GENREG_MAX 0x5FFFF 9249076Swpaul 9349076Swpaul#define SF_RMAP_FIFO_BASE 0x60000 9449076Swpaul#define SF_RMAP_FIFO_MAX 0x6FFFF 9549076Swpaul 9649076Swpaul#define SF_RMAP_STS_BASE 0x70000 9749076Swpaul#define SF_RMAP_STS_MAX 0x70083 9849076Swpaul 9949076Swpaul#define SF_RMAP_RSVD_BASE 0x70084 10049076Swpaul#define SF_RMAP_RSVD_MAX 0x7FFFF 10149076Swpaul 10249076Swpaul/* 10349076Swpaul * PCI config header registers, 0x0000 to 0x003F 10449076Swpaul */ 10549076Swpaul#define SF_PCI_VENDOR_ID 0x0000 10649076Swpaul#define SF_PCI_DEVICE_ID 0x0002 10749076Swpaul#define SF_PCI_COMMAND 0x0004 10849076Swpaul#define SF_PCI_STATUS 0x0006 10949076Swpaul#define SF_PCI_REVID 0x0008 11049076Swpaul#define SF_PCI_CLASSCODE 0x0009 11149076Swpaul#define SF_PCI_CACHELEN 0x000C 11249076Swpaul#define SF_PCI_LATENCY_TIMER 0x000D 11349076Swpaul#define SF_PCI_HEADER_TYPE 0x000E 11449076Swpaul#define SF_PCI_LOMEM 0x0010 11549076Swpaul#define SF_PCI_LOIO 0x0014 11649076Swpaul#define SF_PCI_SUBVEN_ID 0x002C 11749076Swpaul#define SF_PCI_SYBSYS_ID 0x002E 11849076Swpaul#define SF_PCI_BIOSROM 0x0030 11949076Swpaul#define SF_PCI_INTLINE 0x003C 12049076Swpaul#define SF_PCI_INTPIN 0x003D 12149076Swpaul#define SF_PCI_MINGNT 0x003E 12249076Swpaul#define SF_PCI_MINLAT 0x003F 12349076Swpaul 12449076Swpaul/* 12549076Swpaul * PCI registers, 0x0040 to 0x006F 12649076Swpaul */ 12749076Swpaul#define SF_PCI_DEVCFG 0x0040 12849076Swpaul#define SF_BACCTL 0x0044 12949076Swpaul#define SF_PCI_MON1 0x0048 13049076Swpaul#define SF_PCI_MON2 0x004C 13149076Swpaul#define SF_PCI_CAPID 0x0050 /* 8 bits */ 13249076Swpaul#define SF_PCI_NEXTPTR 0x0051 /* 8 bits */ 13349076Swpaul#define SF_PCI_PWRMGMTCAP 0x0052 /* 16 bits */ 13449076Swpaul#define SF_PCI_PWRMGMTCTRL 0x0054 /* 16 bits */ 13549076Swpaul#define SF_PCI_PME_EVENT 0x0058 13649076Swpaul#define SF_PCI_EECTL 0x0060 13749076Swpaul#define SF_PCI_COMPLIANCE 0x0064 13849076Swpaul#define SF_INDIRECTIO_ADDR 0x0068 13949076Swpaul#define SF_INDIRECTIO_DATA 0x006C 14049076Swpaul 14149076Swpaul#define SF_PCIDEVCFG_RESET 0x00000001 14249076Swpaul#define SF_PCIDEVCFG_FORCE64 0x00000002 14349076Swpaul#define SF_PCIDEVCFG_SYSTEM64 0x00000004 14449076Swpaul#define SF_PCIDEVCFG_RSVD0 0x00000008 14549076Swpaul#define SF_PCIDEVCFG_INCR_INB 0x00000010 14649076Swpaul#define SF_PCIDEVCFG_ABTONPERR 0x00000020 14749076Swpaul#define SF_PCIDEVCFG_STPONPERR 0x00000040 14849076Swpaul#define SF_PCIDEVCFG_MR_ENB 0x00000080 14949076Swpaul#define SF_PCIDEVCFG_FIFOTHR 0x00000F00 15049076Swpaul#define SF_PCIDEVCFG_STPONCA 0x00001000 15149076Swpaul#define SF_PCIDEVCFG_PCIMEN 0x00002000 /* enable PCI bus master */ 15249076Swpaul#define SF_PCIDEVCFG_LATSTP 0x00004000 15349076Swpaul#define SF_PCIDEVCFG_BYTE_ENB 0x00008000 15449076Swpaul#define SF_PCIDEVCFG_EECSWIDTH 0x00070000 15549076Swpaul#define SF_PCIDEVCFG_STPMWCA 0x00080000 15649076Swpaul#define SF_PCIDEVCFG_REGCSWIDTH 0x00700000 15749076Swpaul#define SF_PCIDEVCFG_INTR_ENB 0x00800000 15849076Swpaul#define SF_PCIDEVCFG_DPR_ENB 0x01000000 15949076Swpaul#define SF_PCIDEVCFG_RSVD1 0x02000000 16049076Swpaul#define SF_PCIDEVCFG_RSVD2 0x04000000 16149076Swpaul#define SF_PCIDEVCFG_STA_ENB 0x08000000 16249076Swpaul#define SF_PCIDEVCFG_RTA_ENB 0x10000000 16349076Swpaul#define SF_PCIDEVCFG_RMA_ENB 0x20000000 16449076Swpaul#define SF_PCIDEVCFG_SSE_ENB 0x40000000 16549076Swpaul#define SF_PCIDEVCFG_DPE_ENB 0x80000000 16649076Swpaul 16749076Swpaul#define SF_BACCTL_BACDMA_ENB 0x00000001 16849076Swpaul#define SF_BACCTL_PREFER_RXDMA 0x00000002 16949076Swpaul#define SF_BACCTL_PREFER_TXDMA 0x00000004 17049076Swpaul#define SF_BACCTL_SINGLE_DMA 0x00000008 17149076Swpaul#define SF_BACCTL_SWAPMODE_DATA 0x00000030 17249076Swpaul#define SF_BACCTL_SWAPMODE_DESC 0x000000C0 17349076Swpaul 17449076Swpaul#define SF_SWAPMODE_LE 0x00000000 17549076Swpaul#define SF_SWAPMODE_BE 0x00000010 17649076Swpaul 17749076Swpaul#define SF_PSTATE_MASK 0x0003 17849076Swpaul#define SF_PSTATE_D0 0x0000 17949076Swpaul#define SF_PSTATE_D1 0x0001 18049076Swpaul#define SF_PSTATE_D2 0x0002 18149076Swpaul#define SF_PSTATE_D3 0x0003 18249076Swpaul#define SF_PME_EN 0x0010 18349076Swpaul#define SF_PME_STATUS 0x8000 18449076Swpaul 18549076Swpaul 18649076Swpaul/* 18749076Swpaul * Ethernet registers 0x0070 to 0x00FF 18849076Swpaul */ 18949076Swpaul#define SF_GEN_ETH_CTL 0x0070 19049076Swpaul#define SF_TIMER_CTL 0x0074 19149076Swpaul#define SF_CURTIME 0x0078 19249076Swpaul#define SF_ISR 0x0080 19349076Swpaul#define SF_ISR_SHADOW 0x0084 19449076Swpaul#define SF_IMR 0x0088 19549076Swpaul#define SF_GPIO 0x008C 19649076Swpaul#define SF_TXDQ_CTL 0x0090 19749076Swpaul#define SF_TXDQ_ADDR_HIPRIO 0x0094 19849076Swpaul#define SF_TXDQ_ADDR_LOPRIO 0x0098 199175526Syongari#define SF_TXDQ_ADDR_HI 0x009C 20049076Swpaul#define SF_TXDQ_PRODIDX 0x00A0 20149076Swpaul#define SF_TXDQ_CONSIDX 0x00A4 20249076Swpaul#define SF_TXDMA_STS1 0x00A8 20349076Swpaul#define SF_TXDMA_STS2 0x00AC 20449076Swpaul#define SF_TX_FRAMCTL 0x00B0 205175526Syongari#define SF_CQ_ADDR_HI 0x00B4 20649076Swpaul#define SF_TXCQ_CTL 0x00B8 20749076Swpaul#define SF_RXCQ_CTL_1 0x00BC 20849076Swpaul#define SF_RXCQ_CTL_2 0x00C0 20949076Swpaul#define SF_CQ_CONSIDX 0x00C4 21049076Swpaul#define SF_CQ_PRODIDX 0x00C8 21149076Swpaul#define SF_CQ_RXQ2 0x00CC 21249076Swpaul#define SF_RXDMA_CTL 0x00D0 21349076Swpaul#define SF_RXDQ_CTL_1 0x00D4 21449076Swpaul#define SF_RXDQ_CTL_2 0x00D8 215175526Syongari#define SF_RXDQ_ADDR_HI 0x00DC 21649076Swpaul#define SF_RXDQ_ADDR_Q1 0x00E0 21749076Swpaul#define SF_RXDQ_ADDR_Q2 0x00E4 21849076Swpaul#define SF_RXDQ_PTR_Q1 0x00E8 21949076Swpaul#define SF_RXDQ_PTR_Q2 0x00EC 22049076Swpaul#define SF_RXDMA_STS 0x00F0 22149076Swpaul#define SF_RXFILT 0x00F4 22249076Swpaul#define SF_RX_FRAMETEST_OUT 0x00F8 22349076Swpaul 22449076Swpaul/* Ethernet control register */ 22549076Swpaul#define SF_ETHCTL_RX_ENB 0x00000001 22649076Swpaul#define SF_ETHCTL_TX_ENB 0x00000002 22749076Swpaul#define SF_ETHCTL_RXDMA_ENB 0x00000004 22849076Swpaul#define SF_ETHCTL_TXDMA_ENB 0x00000008 22949076Swpaul#define SF_ETHCTL_RXGFP_ENB 0x00000010 23049076Swpaul#define SF_ETHCTL_TXGFP_ENB 0x00000020 23149076Swpaul#define SF_ETHCTL_SOFTINTR 0x00000800 23249076Swpaul 23349076Swpaul/* Timer control register */ 23449076Swpaul#define SF_TIMER_IMASK_INTERVAL 0x0000001F 23549076Swpaul#define SF_TIMER_IMASK_MODE 0x00000060 23649076Swpaul#define SF_TIMER_SMALLFRAME_BYP 0x00000100 23749076Swpaul#define SF_TIMER_SMALLRX_FRAME 0x00000600 23849076Swpaul#define SF_TIMER_TIMES_TEN 0x00000800 23949076Swpaul#define SF_TIMER_RXHIPRIO_BYP 0x00001000 24049076Swpaul#define SF_TIMER_TX_DMADONE_DLY 0x00002000 24149076Swpaul#define SF_TIMER_TX_QDONE_DLY 0x00004000 24249076Swpaul#define SF_TIMER_TX_FRDONE_DLY 0x00008000 24349076Swpaul#define SF_TIMER_GENTIMER 0x00FF0000 24449076Swpaul#define SF_TIMER_ONESHOT 0x01000000 24549076Swpaul#define SF_TIMER_GENTIMER_RES 0x02000000 24649076Swpaul#define SF_TIMER_TIMEST_RES 0x04000000 24749076Swpaul#define SF_TIMER_RXQ2DONE_DLY 0x10000000 24849076Swpaul#define SF_TIMER_EARLYRX2_DLY 0x20000000 24949076Swpaul#define SF_TIMER_RXQ1DONE_DLY 0x40000000 25049076Swpaul#define SF_TIMER_EARLYRX1_DLY 0x80000000 25149076Swpaul 252175526Syongari/* Timer resolution is 0.8us * 128. */ 253175526Syongari#define SF_IM_MIN 0 254175526Syongari#define SF_IM_MAX 0x1F /* 3.276ms */ 255175526Syongari#define SF_IM_DEFAULT 1 /* 102.4us */ 256175526Syongari 25749076Swpaul/* Interrupt status register */ 25849076Swpaul#define SF_ISR_PCIINT_ASSERTED 0x00000001 25949076Swpaul#define SF_ISR_GFP_TX 0x00000002 26049076Swpaul#define SF_ISR_GFP_RX 0x00000004 26149076Swpaul#define SF_ISR_TX_BADID_HIPRIO 0x00000008 26249076Swpaul#define SF_ISR_TX_BADID_LOPRIO 0x00000010 26349076Swpaul#define SF_ISR_NO_TX_CSUM 0x00000020 26449076Swpaul#define SF_ISR_RXDQ2_NOBUFS 0x00000040 26549076Swpaul#define SF_ISR_RXGFP_NORESP 0x00000080 26649076Swpaul#define SF_ISR_RXDQ1_DMADONE 0x00000100 26749076Swpaul#define SF_ISR_RXDQ2_DMADONE 0x00000200 26849076Swpaul#define SF_ISR_RXDQ1_EARLY 0x00000400 26949076Swpaul#define SF_ISR_RXDQ2_EARLY 0x00000800 27049076Swpaul#define SF_ISR_TX_QUEUEDONE 0x00001000 27149076Swpaul#define SF_ISR_TX_DMADONE 0x00002000 27249076Swpaul#define SF_ISR_TX_TXDONE 0x00004000 27349076Swpaul#define SF_ISR_NORMALINTR 0x00008000 27449076Swpaul#define SF_ISR_RXDQ1_NOBUFS 0x00010000 27549076Swpaul#define SF_ISR_RXCQ2_NOBUFS 0x00020000 27649076Swpaul#define SF_ISR_TX_LOFIFO 0x00040000 27749076Swpaul#define SF_ISR_DMAERR 0x00080000 27849076Swpaul#define SF_ISR_PCIINT 0x00100000 27949076Swpaul#define SF_ISR_TXCQ_NOBUFS 0x00200000 28049076Swpaul#define SF_ISR_RXCQ1_NOBUFS 0x00400000 28149076Swpaul#define SF_ISR_SOFTINTR 0x00800000 28249076Swpaul#define SF_ISR_GENTIMER 0x01000000 28349076Swpaul#define SF_ISR_ABNORMALINTR 0x02000000 28449076Swpaul#define SF_ISR_RSVD0 0x04000000 28549076Swpaul#define SF_ISR_STATSOFLOW 0x08000000 28649076Swpaul#define SF_ISR_GPIO 0xF0000000 28749076Swpaul 28849076Swpaul/* 28949076Swpaul * Shadow interrupt status register. Unlike the normal IRQ register, 29049076Swpaul * reading bits here does not automatically cause them to reset. 29149076Swpaul */ 29249076Swpaul#define SF_SISR_PCIINT_ASSERTED 0x00000001 29349076Swpaul#define SF_SISR_GFP_TX 0x00000002 29449076Swpaul#define SF_SISR_GFP_RX 0x00000004 29549076Swpaul#define SF_SISR_TX_BADID_HIPRIO 0x00000008 29649076Swpaul#define SF_SISR_TX_BADID_LOPRIO 0x00000010 29749076Swpaul#define SF_SISR_NO_TX_CSUM 0x00000020 29849076Swpaul#define SF_SISR_RXDQ2_NOBUFS 0x00000040 29949076Swpaul#define SF_SISR_RXGFP_NORESP 0x00000080 30049076Swpaul#define SF_SISR_RXDQ1_DMADONE 0x00000100 30149076Swpaul#define SF_SISR_RXDQ2_DMADONE 0x00000200 30249076Swpaul#define SF_SISR_RXDQ1_EARLY 0x00000400 30349076Swpaul#define SF_SISR_RXDQ2_EARLY 0x00000800 30449076Swpaul#define SF_SISR_TX_QUEUEDONE 0x00001000 30549076Swpaul#define SF_SISR_TX_DMADONE 0x00002000 30649076Swpaul#define SF_SISR_TX_TXDONE 0x00004000 30749076Swpaul#define SF_SISR_NORMALINTR 0x00008000 30849076Swpaul#define SF_SISR_RXDQ1_NOBUFS 0x00010000 30949076Swpaul#define SF_SISR_RXCQ2_NOBUFS 0x00020000 31049076Swpaul#define SF_SISR_TX_LOFIFO 0x00040000 31149076Swpaul#define SF_SISR_DMAERR 0x00080000 31249076Swpaul#define SF_SISR_PCIINT 0x00100000 31349076Swpaul#define SF_SISR_TXCQ_NOBUFS 0x00200000 31449076Swpaul#define SF_SISR_RXCQ1_NOBUFS 0x00400000 31549076Swpaul#define SF_SISR_SOFTINTR 0x00800000 31649076Swpaul#define SF_SISR_GENTIMER 0x01000000 31749076Swpaul#define SF_SISR_ABNORMALINTR 0x02000000 31849076Swpaul#define SF_SISR_RSVD0 0x04000000 31949076Swpaul#define SF_SISR_STATSOFLOW 0x08000000 32049076Swpaul#define SF_SISR_GPIO 0xF0000000 32149076Swpaul 32249076Swpaul/* Interrupt mask register */ 32349076Swpaul#define SF_IMR_PCIINT_ASSERTED 0x00000001 32449076Swpaul#define SF_IMR_GFP_TX 0x00000002 32549076Swpaul#define SF_IMR_GFP_RX 0x00000004 32649076Swpaul#define SF_IMR_TX_BADID_HIPRIO 0x00000008 32749076Swpaul#define SF_IMR_TX_BADID_LOPRIO 0x00000010 32849076Swpaul#define SF_IMR_NO_TX_CSUM 0x00000020 32949076Swpaul#define SF_IMR_RXDQ2_NOBUFS 0x00000040 33049076Swpaul#define SF_IMR_RXGFP_NORESP 0x00000080 33149076Swpaul#define SF_IMR_RXDQ1_DMADONE 0x00000100 33249076Swpaul#define SF_IMR_RXDQ2_DMADONE 0x00000200 33349076Swpaul#define SF_IMR_RXDQ1_EARLY 0x00000400 33449076Swpaul#define SF_IMR_RXDQ2_EARLY 0x00000800 33549076Swpaul#define SF_IMR_TX_QUEUEDONE 0x00001000 33649076Swpaul#define SF_IMR_TX_DMADONE 0x00002000 33749076Swpaul#define SF_IMR_TX_TXDONE 0x00004000 33849076Swpaul#define SF_IMR_NORMALINTR 0x00008000 33949076Swpaul#define SF_IMR_RXDQ1_NOBUFS 0x00010000 34049076Swpaul#define SF_IMR_RXCQ2_NOBUFS 0x00020000 34149076Swpaul#define SF_IMR_TX_LOFIFO 0x00040000 34249076Swpaul#define SF_IMR_DMAERR 0x00080000 34349076Swpaul#define SF_IMR_PCIINT 0x00100000 34449076Swpaul#define SF_IMR_TXCQ_NOBUFS 0x00200000 34549076Swpaul#define SF_IMR_RXCQ1_NOBUFS 0x00400000 34649076Swpaul#define SF_IMR_SOFTINTR 0x00800000 34749076Swpaul#define SF_IMR_GENTIMER 0x01000000 34849076Swpaul#define SF_IMR_ABNORMALINTR 0x02000000 34949076Swpaul#define SF_IMR_RSVD0 0x04000000 35049076Swpaul#define SF_IMR_STATSOFLOW 0x08000000 35149076Swpaul#define SF_IMR_GPIO 0xF0000000 35249076Swpaul 35349076Swpaul#define SF_INTRS \ 35449076Swpaul (SF_IMR_RXDQ2_NOBUFS|SF_IMR_RXDQ1_DMADONE|SF_IMR_RXDQ2_DMADONE| \ 355232203Skevlo SF_IMR_TX_DMADONE|SF_IMR_RXDQ1_NOBUFS| \ 35649076Swpaul SF_IMR_NORMALINTR|SF_IMR_ABNORMALINTR|SF_IMR_TXCQ_NOBUFS| \ 35781737Swpaul SF_IMR_RXCQ1_NOBUFS|SF_IMR_RXCQ2_NOBUFS|SF_IMR_STATSOFLOW| \ 358175526Syongari SF_IMR_TX_LOFIFO|SF_IMR_DMAERR|SF_IMR_RXGFP_NORESP| \ 359175526Syongari SF_IMR_NO_TX_CSUM) 36049076Swpaul 36149076Swpaul/* TX descriptor queue control registers */ 36249076Swpaul#define SF_TXDQCTL_DESCTYPE 0x00000007 36349076Swpaul#define SF_TXDQCTL_NODMACMP 0x00000008 36449076Swpaul#define SF_TXDQCTL_MINSPACE 0x00000070 36549076Swpaul#define SF_TXDQCTL_64BITADDR 0x00000080 36649076Swpaul#define SF_TXDQCTL_BURSTLEN 0x00003F00 36749076Swpaul#define SF_TXDQCTL_SKIPLEN 0x001F0000 36849076Swpaul#define SF_TXDQCTL_HIPRIOTHRESH 0xFF000000 36949076Swpaul 370175526Syongari#define SF_TXDMA_HIPRIO_THRESH 2 371175526Syongari#define SF_TXDDMA_BURST (128 / 32) 372175526Syongari 37349076Swpaul#define SF_TXBUFDESC_TYPE0 0x00000000 37449076Swpaul#define SF_TXBUFDESC_TYPE1 0x00000001 37549076Swpaul#define SF_TXBUFDESC_TYPE2 0x00000002 37649076Swpaul#define SF_TXBUFDESC_TYPE3 0x00000003 37749076Swpaul#define SF_TXBUFDESC_TYPE4 0x00000004 37849076Swpaul 37949076Swpaul#define SF_TXMINSPACE_UNLIMIT 0x00000000 38049076Swpaul#define SF_TXMINSPACE_32BYTES 0x00000010 38149076Swpaul#define SF_TXMINSPACE_64BYTES 0x00000020 38249076Swpaul#define SF_TXMINSPACE_128BYTES 0x00000030 38349076Swpaul#define SF_TXMINSPACE_256BYTES 0x00000040 38449076Swpaul 38549076Swpaul#define SF_TXSKIPLEN_0BYTES 0x00000000 38649076Swpaul#define SF_TXSKIPLEN_8BYTES 0x00010000 38749076Swpaul#define SF_TXSKIPLEN_16BYTES 0x00020000 38849076Swpaul#define SF_TXSKIPLEN_24BYTES 0x00030000 38949076Swpaul#define SF_TXSKIPLEN_32BYTES 0x00040000 39049076Swpaul 39149076Swpaul/* TX frame control register */ 39249076Swpaul#define SF_TXFRMCTL_TXTHRESH 0x000000FF 39349076Swpaul#define SF_TXFRMCTL_CPLAFTERTX 0x00000100 39449076Swpaul#define SF_TXFRMCRL_DEBUG 0x0000FE00 39549076Swpaul#define SF_TXFRMCTL_STATUS 0x01FF0000 39649076Swpaul#define SF_TXFRMCTL_MAC_TXIF 0xFE000000 39749076Swpaul 39849076Swpaul/* TX completion queue control register */ 39949076Swpaul#define SF_TXCQ_THRESH 0x0000000F 40049076Swpaul#define SF_TXCQ_COMMON 0x00000010 40149076Swpaul#define SF_TXCQ_SIZE 0x00000020 40249076Swpaul#define SF_TXCQ_WRITEENB 0x00000040 40349076Swpaul#define SF_TXCQ_USE_64BIT 0x00000080 40449076Swpaul#define SF_TXCQ_ADDR 0xFFFFFF00 40549076Swpaul 40649076Swpaul/* RX completion queue control register */ 40749076Swpaul#define SF_RXCQ_THRESH 0x0000000F 40849076Swpaul#define SF_RXCQ_TYPE 0x00000030 40949076Swpaul#define SF_RXCQ_WRITEENB 0x00000040 41049076Swpaul#define SF_RXCQ_USE_64BIT 0x00000080 41149076Swpaul#define SF_RXCQ_ADDR 0xFFFFFF00 41249076Swpaul 41349076Swpaul#define SF_RXCQTYPE_0 0x00000000 41449076Swpaul#define SF_RXCQTYPE_1 0x00000010 41549076Swpaul#define SF_RXCQTYPE_2 0x00000020 41649076Swpaul#define SF_RXCQTYPE_3 0x00000030 41749076Swpaul 41849076Swpaul/* TX descriptor queue producer index register */ 41949076Swpaul#define SF_TXDQ_PRODIDX_LOPRIO 0x000007FF 42049076Swpaul#define SF_TXDQ_PRODIDX_HIPRIO 0x07FF0000 42149076Swpaul 42249076Swpaul/* TX descriptor queue consumer index register */ 42349076Swpaul#define SF_TXDQ_CONSIDX_LOPRIO 0x000007FF 42449076Swpaul#define SF_TXDQ_CONSIDX_HIPRIO 0x07FF0000 42549076Swpaul 42649076Swpaul/* Completion queue consumer index register */ 42749076Swpaul#define SF_CQ_CONSIDX_RXQ1 0x000003FF 42849076Swpaul#define SF_CQ_CONSIDX_RXTHRMODE 0x00008000 42949076Swpaul#define SF_CQ_CONSIDX_TXQ 0x03FF0000 43049076Swpaul#define SF_CQ_CONSIDX_TXTHRMODE 0x80000000 43149076Swpaul 43249076Swpaul/* Completion queue producer index register */ 43349076Swpaul#define SF_CQ_PRODIDX_RXQ1 0x000003FF 43449076Swpaul#define SF_CQ_PRODIDX_TXQ 0x03FF0000 43549076Swpaul 43649076Swpaul/* RX completion queue 2 consumer/producer index register */ 43749076Swpaul#define SF_CQ_RXQ2_CONSIDX 0x000003FF 43849076Swpaul#define SF_CQ_RXQ2_RXTHRMODE 0x00008000 43949076Swpaul#define SF_CQ_RXQ2_PRODIDX 0x03FF0000 44049076Swpaul 44149076Swpaul#define SF_CQ_RXTHRMODE_INT_ON 0x00008000 44249076Swpaul#define SF_CQ_RXTHRMODE_INT_OFF 0x00000000 44349076Swpaul#define SF_CQ_TXTHRMODE_INT_ON 0x80000000 44449076Swpaul#define SF_CQ_TXTHRMODE_INT_OFF 0x00000000 44549076Swpaul 44649076Swpaul/* RX DMA control register */ 44749076Swpaul#define SF_RXDMA_BURSTSIZE 0x0000007F 44849076Swpaul#define SF_RXDMA_FPTESTMODE 0x00000080 44949076Swpaul#define SF_RXDMA_HIPRIOTHRESH 0x00000F00 45049076Swpaul#define SF_RXDMA_RXEARLYTHRESH 0x0001F000 45149076Swpaul#define SF_RXDMA_DMACRC 0x00040000 45249076Swpaul#define SF_RXDMA_USEBKUPQUEUE 0x00080000 45349076Swpaul#define SF_RXDMA_QUEUEMODE 0x00700000 45449076Swpaul#define SF_RXDMA_RXCQ2_ON 0x00800000 45549076Swpaul#define SF_RXDMA_CSUMMODE 0x03000000 45649076Swpaul#define SF_RXDMA_DMAPAUSEPKTS 0x04000000 45749076Swpaul#define SF_RXDMA_DMACTLPKTS 0x08000000 45849076Swpaul#define SF_RXDMA_DMACRXERRPKTS 0x10000000 45949076Swpaul#define SF_RXDMA_DMABADPKTS 0x20000000 46049076Swpaul#define SF_RXDMA_DMARUNTS 0x40000000 46149076Swpaul#define SF_RXDMA_REPORTBADPKTS 0x80000000 462175526Syongari#define SF_RXDMA_HIGHPRIO_THRESH 6 463175526Syongari#define SF_RXDMA_BURST (64 / 32) 46449076Swpaul 46549076Swpaul#define SF_RXDQMODE_Q1ONLY 0x00100000 46649076Swpaul#define SF_RXDQMODE_Q2_ON_FP 0x00200000 46749076Swpaul#define SF_RXDQMODE_Q2_ON_SHORT 0x00300000 46849076Swpaul#define SF_RXDQMODE_Q2_ON_PRIO 0x00400000 46949076Swpaul#define SF_RXDQMODE_SPLITHDR 0x00500000 47049076Swpaul 47149076Swpaul#define SF_RXCSUMMODE_IGNORE 0x00000000 47249076Swpaul#define SF_RXCSUMMODE_REJECT_BAD_TCP 0x01000000 47349076Swpaul#define SF_RXCSUMMODE_REJECT_BAD_TCPUDP 0x02000000 47449076Swpaul#define SF_RXCSUMMODE_RSVD 0x03000000 47549076Swpaul 47649076Swpaul/* RX descriptor queue control registers */ 47749076Swpaul#define SF_RXDQCTL_MINDESCTHR 0x0000007F 47849076Swpaul#define SF_RXDQCTL_Q1_WE 0x00000080 47949076Swpaul#define SF_RXDQCTL_DESCSPACE 0x00000700 48049076Swpaul#define SF_RXDQCTL_64BITDADDR 0x00000800 48149076Swpaul#define SF_RXDQCTL_64BITBADDR 0x00001000 48249076Swpaul#define SF_RXDQCTL_VARIABLE 0x00002000 48349076Swpaul#define SF_RXDQCTL_ENTRIES 0x00004000 48449076Swpaul#define SF_RXDQCTL_PREFETCH 0x00008000 48549076Swpaul#define SF_RXDQCTL_BUFLEN 0xFFFF0000 48649076Swpaul 48749076Swpaul#define SF_DESCSPACE_4BYTES 0x00000000 48849076Swpaul#define SF_DESCSPACE_8BYTES 0x00000100 48949076Swpaul#define SF_DESCSPACE_16BYTES 0x00000200 49049076Swpaul#define SF_DESCSPACE_32BYTES 0x00000300 49149076Swpaul#define SF_DESCSPACE_64BYTES 0x00000400 49249076Swpaul#define SF_DESCSPACE_128_BYTES 0x00000500 49349076Swpaul 49449076Swpaul/* RX buffer consumer/producer index registers */ 49549076Swpaul#define SF_RXDQ_PRODIDX 0x000007FF 49649076Swpaul#define SF_RXDQ_CONSIDX 0x07FF0000 49749076Swpaul 49849076Swpaul/* RX filter control register */ 49949076Swpaul#define SF_RXFILT_PROMISC 0x00000001 50049076Swpaul#define SF_RXFILT_ALLMULTI 0x00000002 50149076Swpaul#define SF_RXFILT_BROAD 0x00000004 50249076Swpaul#define SF_RXFILT_HASHPRIO 0x00000008 50349076Swpaul#define SF_RXFILT_HASHMODE 0x00000030 50449076Swpaul#define SF_RXFILT_PERFMODE 0x000000C0 50549076Swpaul#define SF_RXFILT_VLANMODE 0x00000300 50649076Swpaul#define SF_RXFILT_WAKEMODE 0x00000C00 50749076Swpaul#define SF_RXFILT_MULTI_NOBROAD 0x00001000 50849076Swpaul#define SF_RXFILT_MIN_VLANPRIO 0x0000E000 50949076Swpaul#define SF_RXFILT_PEFECTPRIO 0xFFFF0000 51049076Swpaul 51149076Swpaul/* Hash filtering mode */ 51249076Swpaul#define SF_HASHMODE_OFF 0x00000000 51349076Swpaul#define SF_HASHMODE_WITHVLAN 0x00000010 51449076Swpaul#define SF_HASHMODE_ANYVLAN 0x00000020 51549076Swpaul#define SF_HASHMODE_ANY 0x00000030 51649076Swpaul 51749076Swpaul/* Perfect filtering mode */ 51849076Swpaul#define SF_PERFMODE_OFF 0x00000000 51949076Swpaul#define SF_PERFMODE_NORMAL 0x00000040 52049076Swpaul#define SF_PERFMODE_INVERSE 0x00000080 52149076Swpaul#define SF_PERFMODE_VLAN 0x000000C0 52249076Swpaul 52349076Swpaul/* VLAN mode */ 52449076Swpaul#define SF_VLANMODE_OFF 0x00000000 52549076Swpaul#define SF_VLANMODE_NOSTRIP 0x00000100 52649076Swpaul#define SF_VLANMODE_STRIP 0x00000200 52749076Swpaul#define SF_VLANMODE_RSVD 0x00000300 52849076Swpaul 52949076Swpaul/* Wakeup mode */ 53049076Swpaul#define SF_WAKEMODE_OFF 0x00000000 53149076Swpaul#define SF_WAKEMODE_FILTER 0x00000400 53249076Swpaul#define SF_WAKEMODE_FP 0x00000800 53349076Swpaul#define SF_WAKEMODE_HIPRIO 0x00000C00 53449076Swpaul 53549076Swpaul/* 53649076Swpaul * Extra PCI registers 0x0100 to 0x0FFF 53749076Swpaul */ 53849076Swpaul#define SF_PCI_TARGSTAT 0x0100 53949076Swpaul#define SF_PCI_MASTSTAT1 0x0104 54049076Swpaul#define SF_PCI_MASTSTAT2 0x0108 54149076Swpaul#define SF_PCI_DMAHOSTADDR_LO 0x010C 54249076Swpaul#define SF_BAC_DMADIAG0 0x0110 54349076Swpaul#define SF_BAC_DMADIAG1 0x0114 54449076Swpaul#define SF_BAC_DMADIAG2 0x0118 54549076Swpaul#define SF_BAC_DMADIAG3 0x011C 54649076Swpaul#define SF_PAR0 0x0120 54749076Swpaul#define SF_PAR1 0x0124 54849076Swpaul#define SF_PCICB_FUNCEVENT 0x0130 54949076Swpaul#define SF_PCICB_FUNCEVENT_MASK 0x0134 55049076Swpaul#define SF_PCICB_FUNCSTATE 0x0138 55149076Swpaul#define SF_PCICB_FUNCFORCE 0x013C 55249076Swpaul 55349076Swpaul/* 55449076Swpaul * Serial EEPROM registers 0x1000 to 0x1FFF 55549076Swpaul * Presumeably the EEPROM is mapped into this 8K window. 55649076Swpaul */ 55749076Swpaul#define SF_EEADDR_BASE 0x1000 55849076Swpaul#define SF_EEADDR_MAX 0x1FFF 55949076Swpaul 56049076Swpaul#define SF_EE_NODEADDR 14 56149076Swpaul 56249076Swpaul/* 56349076Swpaul * MII registers registers 0x2000 to 0x3FFF 56449076Swpaul * There are 32 sets of 32 registers, one set for each possible 56549076Swpaul * PHY address. Each 32 bit register is split into a 16-bit data 56649076Swpaul * port and a couple of status bits. 56749076Swpaul */ 56849076Swpaul 56949076Swpaul#define SF_MIIADDR_BASE 0x2000 57049076Swpaul#define SF_MIIADDR_MAX 0x3FFF 57149076Swpaul#define SF_MII_BLOCKS 32 57249076Swpaul 57349076Swpaul#define SF_MII_DATAVALID 0x80000000 57449076Swpaul#define SF_MII_BUSY 0x40000000 57549076Swpaul#define SF_MII_DATAPORT 0x0000FFFF 57649076Swpaul 57749076Swpaul#define SF_PHY_REG(phy, reg) \ 578175526Syongari (SF_MIIADDR_BASE + ((phy) * SF_MII_BLOCKS * sizeof(uint32_t)) + \ 579175526Syongari ((reg) * sizeof(uint32_t))) 58049076Swpaul 58149076Swpaul/* 58249076Swpaul * Ethernet extra registers 0x4000 to 0x4FFF 58349076Swpaul */ 58449076Swpaul#define SF_TESTMODE 0x4000 58549076Swpaul#define SF_RX_FRAMEPROC_CTL 0x4004 58649076Swpaul#define SF_TX_FRAMEPROC_CTL 0x4008 58749076Swpaul 58849076Swpaul/* 58949076Swpaul * MAC registers 0x5000 to 0x5FFF 59049076Swpaul */ 59149076Swpaul#define SF_MACCFG_1 0x5000 59249076Swpaul#define SF_MACCFG_2 0x5004 59349076Swpaul#define SF_BKTOBKIPG 0x5008 59449076Swpaul#define SF_NONBKTOBKIPG 0x500C 59549076Swpaul#define SF_COLRETRY 0x5010 59649076Swpaul#define SF_MAXLEN 0x5014 59749076Swpaul#define SF_TXNIBBLECNT 0x5018 59849076Swpaul#define SF_TXBYTECNT 0x501C 59949076Swpaul#define SF_RETXCNT 0x5020 60049076Swpaul#define SF_RANDNUM 0x5024 60149076Swpaul#define SF_RANDNUM_MASK 0x5028 60249076Swpaul#define SF_TOTALTXCNT 0x5034 60349076Swpaul#define SF_RXBYTECNT 0x5040 60449076Swpaul#define SF_TXPAUSETIMER 0x5060 60549076Swpaul#define SF_VLANTYPE 0x5064 60649076Swpaul#define SF_MIISTATUS 0x5070 60749076Swpaul 60849076Swpaul#define SF_MACCFG1_HUGEFRAMES 0x00000001 60949076Swpaul#define SF_MACCFG1_FULLDUPLEX 0x00000002 61049076Swpaul#define SF_MACCFG1_AUTOPAD 0x00000004 61149076Swpaul#define SF_MACCFG1_HDJAM 0x00000008 61249076Swpaul#define SF_MACCFG1_DELAYCRC 0x00000010 61349076Swpaul#define SF_MACCFG1_NOBACKOFF 0x00000020 61449076Swpaul#define SF_MACCFG1_LENGTHCHECK 0x00000040 61549076Swpaul#define SF_MACCFG1_PUREPREAMBLE 0x00000080 61649076Swpaul#define SF_MACCFG1_PASSALLRX 0x00000100 61749076Swpaul#define SF_MACCFG1_PREAM_DETCNT 0x00000200 61849076Swpaul#define SF_MACCFG1_RX_FLOWENB 0x00000400 61949076Swpaul#define SF_MACCFG1_TX_FLOWENB 0x00000800 62049076Swpaul#define SF_MACCFG1_TESTMODE 0x00003000 62149076Swpaul#define SF_MACCFG1_MIILOOPBK 0x00004000 62249076Swpaul#define SF_MACCFG1_SOFTRESET 0x00008000 62349076Swpaul 624175526Syongari#define SF_MACCFG2_AUTOVLANPAD 0x00000020 625175526Syongari 62649076Swpaul/* 62754161Swpaul * There are the recommended IPG nibble counter settings 62854161Swpaul * specified in the Adaptec manual for full duplex and 62954161Swpaul * half duplex operation. 63054161Swpaul */ 63154161Swpaul#define SF_IPGT_FDX 0x15 63254161Swpaul#define SF_IPGT_HDX 0x11 63354161Swpaul 63454161Swpaul/* 63549076Swpaul * RX filter registers 0x6000 to 0x6FFF 63649076Swpaul */ 63749076Swpaul#define SF_RXFILT_PERFECT_BASE 0x6000 63849076Swpaul#define SF_RXFILT_PERFECT_MAX 0x60FF 63949076Swpaul#define SF_RXFILT_PERFECT_SKIP 0x0010 64049076Swpaul#define SF_RXFILT_PERFECT_CNT 0x0010 64149076Swpaul 64249076Swpaul#define SF_RXFILT_HASH_BASE 0x6100 64349076Swpaul#define SF_RXFILT_HASH_MAX 0x62FF 64449076Swpaul#define SF_RXFILT_HASH_SKIP 0x0010 64549076Swpaul#define SF_RXFILT_HASH_CNT 0x001F 64649076Swpaul#define SF_RXFILT_HASH_ADDROFF 0x0000 64749076Swpaul#define SF_RXFILT_HASH_PRIOOFF 0x0004 64849076Swpaul#define SF_RXFILT_HASH_VLANOFF 0x0008 64949076Swpaul 65049076Swpaul/* 65149076Swpaul * Statistics registers 0x7000 to 0x7FFF 65249076Swpaul */ 65349076Swpaul#define SF_STATS_BASE 0x7000 65449076Swpaul#define SF_STATS_END 0x7FFF 65549076Swpaul 656175526Syongari#define SF_STATS_TX_FRAMES 0x0000 657175526Syongari#define SF_STATS_TX_SINGLE_COL 0x0004 658175526Syongari#define SF_STATS_TX_MULTI_COL 0x0008 659175526Syongari#define SF_STATS_TX_CRC_ERRS 0x000C 660175526Syongari#define SF_STATS_TX_BYTES 0x0010 661175526Syongari#define SF_STATS_TX_DEFERRED 0x0014 662175526Syongari#define SF_STATS_TX_LATE_COL 0x0018 663175526Syongari#define SF_STATS_TX_PAUSE 0x001C 664175526Syongari#define SF_STATS_TX_CTL_FRAME 0x0020 665175526Syongari#define SF_STATS_TX_EXCESS_COL 0x0024 666175526Syongari#define SF_STATS_TX_EXCESS_DEF 0x0028 667175526Syongari#define SF_STATS_TX_MULTI 0x002C 668175526Syongari#define SF_STATS_TX_BCAST 0x0030 669175526Syongari#define SF_STATS_TX_FRAME_LOST 0x0034 670175526Syongari#define SF_STATS_RX_FRAMES 0x0038 671175526Syongari#define SF_STATS_RX_CRC_ERRS 0x003C 672175526Syongari#define SF_STATS_RX_ALIGN_ERRS 0x0040 673175526Syongari#define SF_STATS_RX_BYTES 0x0044 674175526Syongari#define SF_STATS_RX_PAUSE 0x0048 675175526Syongari#define SF_STATS_RX_CTL_FRAME 0x004C 676175526Syongari#define SF_STATS_RX_UNSUP_FRAME 0x0050 677175526Syongari#define SF_STATS_RX_GIANTS 0x0054 678175526Syongari#define SF_STATS_RX_RUNTS 0x0058 679175526Syongari#define SF_STATS_RX_JABBER 0x005C 680175526Syongari#define SF_STATS_RX_FRAGMENTS 0x0060 681175526Syongari#define SF_STATS_RX_64 0x0064 682175526Syongari#define SF_STATS_RX_65_127 0x0068 683175526Syongari#define SF_STATS_RX_128_255 0x006C 684175526Syongari#define SF_STATS_RX_256_511 0x0070 685175526Syongari#define SF_STATS_RX_512_1023 0x0074 686175526Syongari#define SF_STATS_RX_1024_1518 0x0078 687175526Syongari#define SF_STATS_RX_FRAME_LOST 0x007C 688175526Syongari#define SF_STATS_TX_UNDERRUN 0x0080 689175526Syongari 69049076Swpaul/* 69149076Swpaul * TX frame processor instruction space 0x8000 to 0x9FFF 69249076Swpaul */ 693175526Syongari#define SF_TXGFP_MEM_BASE 0x8000 694175526Syongari#define SF_TXGFP_MEM_END 0x8FFF 69549076Swpaul 696175526Syongari/* Number of bytes of an GFP instruction. */ 697175526Syongari#define SF_GFP_INST_BYTES 6 69849076Swpaul/* 69949076Swpaul * RX frame processor instruction space 0xA000 to 0xBFFF 70049076Swpaul */ 701175526Syongari#define SF_RXGFP_MEM_BASE 0xA000 702175526Syongari#define SF_RXGFP_MEM_END 0xBFFF 70349076Swpaul 70449076Swpaul/* 70549076Swpaul * Ethernet FIFO access space 0xC000 to 0xDFFF 70649076Swpaul */ 70749076Swpaul 70849076Swpaul/* 70949076Swpaul * Reserved 0xE000 to 0xFFFF 71049076Swpaul */ 71149076Swpaul 71249076Swpaul/* 71349076Swpaul * Descriptor data structures. 71449076Swpaul */ 71549076Swpaul 71649076Swpaul/* 717175526Syongari * RX buffer descriptor type 0, 32-bit addressing. 71849076Swpaul */ 71949076Swpaulstruct sf_rx_bufdesc_type0 { 720175526Syongari uint32_t sf_addrlo; 721175526Syongari#define SF_RX_DESC_VALID 0x00000001 722175526Syongari#define SF_RX_DESC_END 0x00000002 72349076Swpaul}; 72449076Swpaul 72549076Swpaul/* 726175526Syongari * RX buffer descriptor type 1, 64-bit addressing. 72749076Swpaul */ 72849076Swpaulstruct sf_rx_bufdesc_type1 { 729175526Syongari uint64_t sf_addr; 73049076Swpaul}; 73149076Swpaul 73249076Swpaul/* 73349076Swpaul * RX completion descriptor, type 0 (short). 73449076Swpaul */ 73549076Swpaulstruct sf_rx_cmpdesc_type0 { 736175526Syongari uint32_t sf_rx_status1; 737175526Syongari#define SF_RX_CMPDESC_LEN 0x0000ffff 738175526Syongari#define SF_RX_CMPDESC_EIDX 0x07ff0000 739175526Syongari#define SF_RX_CMPDESC_STAT1 0x38000000 740175526Syongari#define SF_RX_CMPDESC_ID 0x40000000 74149076Swpaul}; 74249076Swpaul 74349076Swpaul/* 74449076Swpaul * RX completion descriptor, type 1 (basic). Includes vlan ID 74549076Swpaul * if this is a vlan-addressed packet, plus extended status. 74649076Swpaul */ 74749076Swpaulstruct sf_rx_cmpdesc_type1 { 748175526Syongari uint32_t sf_rx_status1; 749175526Syongari uint32_t sf_rx_status2; 750175526Syongari#define SF_RX_CMPDESC_VLAN 0x0000ffff 751175526Syongari#define SF_RX_CMPDESC_STAT2 0xffff0000 75249076Swpaul}; 75349076Swpaul 75449076Swpaul/* 75549076Swpaul * RX completion descriptor, type 2 (checksum). Includes partial TCP/IP 75649076Swpaul * checksum instead of vlan tag, plus extended status. 75749076Swpaul */ 75849076Swpaulstruct sf_rx_cmpdesc_type2 { 759175526Syongari uint32_t sf_rx_status1; 760175526Syongari uint32_t sf_rx_status2; 761175526Syongari#define SF_RX_CMPDESC_CSUM2 0x0000ffff 76249076Swpaul}; 76349076Swpaul 76449076Swpaul/* 76549076Swpaul * RX completion descriptor type 3 (full). Includes timestamp, partial 76649076Swpaul * TCP/IP checksum, vlan tag plus priority, two extended status fields. 76749076Swpaul */ 76849076Swpaulstruct sf_rx_cmpdesc_type3 { 769175526Syongari uint32_t sf_rx_status1; 770175526Syongari uint32_t sf_rx_status2; 771175526Syongari uint32_t sf_rx_status3; 772175526Syongari#define SF_RX_CMPDESC_CSUM3 0xffff0000 773175526Syongari#define SF_RX_CMPDESC_VLANPRI 0x0000ffff 774175526Syongari uint32_t sf_rx_timestamp; 77549076Swpaul}; 77649076Swpaul 777175526Syongari#define SF_RXSTAT1_QUEUE 0x08000000 778175526Syongari#define SF_RXSTAT1_FIFOFULL 0x10000000 779175526Syongari#define SF_RXSTAT1_OK 0x20000000 78049076Swpaul 781175526Syongari#define SF_RXSTAT2_FRAMETYPE_MASK 0x00070000 782175526Syongari#define SF_RXSTAT2_FRAMETYPE_UNKN 0x00000000 783175526Syongari#define SF_RXSTAT2_FRAMETYPE_IPV4 0x00010000 784175526Syongari#define SF_RXSTAT2_FRAMETYPE_IPV6 0x00020000 785175526Syongari#define SF_RXSTAT2_FRAMETYPE_IPX 0x00030000 786175526Syongari#define SF_RXSTAT2_FRAMETYPE_ICMP 0x00040000 787175526Syongari#define SF_RXSTAT2_FRAMETYPE_UNSPRT 0x00050000 788175526Syongari#define SF_RXSTAT2_UDP 0x00080000 789175526Syongari#define SF_RXSTAT2_TCP 0x00100000 790175526Syongari#define SF_RXSTAT2_FRAG 0x00200000 791175526Syongari#define SF_RXSTAT2_PCSUM_OK 0x00400000 /* partial checksum ok */ 792175526Syongari#define SF_RXSTAT2_CSUM_BAD 0x00800000 /* TCP/IP checksum bad */ 793175526Syongari#define SF_RXSTAT2_CSUM_OK 0x01000000 /* TCP/IP checksum ok */ 794175526Syongari#define SF_RXSTAT2_VLAN 0x02000000 795175526Syongari#define SF_RXSTAT2_BADRXCODE 0x04000000 796175526Syongari#define SF_RXSTAT2_DRIBBLE 0x08000000 797175526Syongari#define SF_RXSTAT2_ISL_CRCERR 0x10000000 798175526Syongari#define SF_RXSTAT2_CRCERR 0x20000000 799175526Syongari#define SF_RXSTAT2_HASH 0x40000000 800175526Syongari#define SF_RXSTAT2_PERFECT 0x80000000 801175526Syongari#define SF_RXSTAT2_MASK 0xFFFF0000 80249076Swpaul 803175526Syongari#define SF_RXSTAT3_ISL 0x00008000 804175526Syongari#define SF_RXSTAT3_PAUSE 0x00004000 805175526Syongari#define SF_RXSTAT3_CONTROL 0x00002000 806175526Syongari#define SF_RXSTAT3_HEADER 0x00001000 807175526Syongari#define SF_RXSTAT3_TRAILER 0x00000800 808175526Syongari#define SF_RXSTAT3_START_IDX_MASK 0x000007FF 80949076Swpaul 81049076Swpaulstruct sf_frag { 811175526Syongari uint32_t sf_addr; 812175526Syongari uint16_t sf_fraglen; 813175526Syongari uint16_t sf_pktlen; 81449076Swpaul}; 81549076Swpaul 81649076Swpaulstruct sf_frag_msdos { 817175526Syongari uint16_t sf_pktlen; 818175526Syongari uint16_t sf_fraglen; 819175526Syongari uint32_t sf_addr; 82049076Swpaul}; 82149076Swpaul 82249076Swpaul/* 82349076Swpaul * TX frame descriptor type 0, 32-bit addressing. One descriptor can 824175526Syongari * be used to map multiple packet fragments. Note that the number of 825175526Syongari * fragments can be variable depending on how the descriptor spacing 826175526Syongari * is specified in the TX descriptor queue control register. 82749076Swpaul * We always use a spacing of 128 bytes, and a skipfield length of 8 82849076Swpaul * bytes: this means 16 bytes for the descriptor, including the skipfield, 82949076Swpaul * with 121 bytes left for fragment maps. Each fragment requires 8 bytes, 83049076Swpaul * which allows for 14 fragments per descriptor. The total size of the 83149076Swpaul * transmit buffer queue is limited to 16384 bytes, so with a spacing of 83249076Swpaul * 128 bytes per descriptor, we have room for 128 descriptors in the queue. 83349076Swpaul */ 83449076Swpaulstruct sf_tx_bufdesc_type0 { 835175526Syongari uint32_t sf_tx_ctrl; 836175526Syongari#define SF_TX_DESC_CRCEN 0x01000000 837175526Syongari#define SF_TX_DESC_CALTCP 0x02000000 838175526Syongari#define SF_TX_DESC_END 0x04000000 839175526Syongari#define SF_TX_DESC_INTR 0x08000000 840175526Syongari#define SF_TX_DESC_ID 0xb0000000 841175526Syongari uint32_t sf_tx_frag; 842175526Syongari /* 843175526Syongari * Depending on descriptor spacing/skip field length it 844175526Syongari * can have fixed number of struct sf_frag. 845175526Syongari * struct sf_frag sf_frags[14]; 846175526Syongari */ 84749076Swpaul}; 84849076Swpaul 84949076Swpaul/* 85049076Swpaul * TX buffer descriptor type 1, 32-bit addressing. Each descriptor 85149076Swpaul * maps a single fragment. 85249076Swpaul */ 85349076Swpaulstruct sf_tx_bufdesc_type1 { 854175526Syongari uint32_t sf_tx_ctrl; 855175526Syongari#define SF_TX_DESC_FRAGLEN 0x0000ffff 856175526Syongari#define SF_TX_DESC_FRAGCNT 0x00ff0000 857175526Syongari uint32_t sf_addrlo; 85849076Swpaul}; 85949076Swpaul 86049076Swpaul/* 86149076Swpaul * TX buffer descriptor type 2, 64-bit addressing. Each descriptor 86249076Swpaul * maps a single fragment. 86349076Swpaul */ 86449076Swpaulstruct sf_tx_bufdesc_type2 { 865175526Syongari uint32_t sf_tx_ctrl; 866175526Syongari uint32_t sf_tx_reserved; 867175526Syongari uint64_t sf_addr; 86849076Swpaul}; 86949076Swpaul 87049076Swpaul/* TX buffer descriptor type 3 is not defined. */ 87149076Swpaul 87249076Swpaul/* 87349076Swpaul * TX frame descriptor type 4, 32-bit addressing. This is a special 87449076Swpaul * case of the type 0 descriptor, identical except that the fragment 87549076Swpaul * address and length fields are ordered differently. This is done 87649076Swpaul * to optimize copies in MS-DOS and OS/2 drivers. 87749076Swpaul */ 87849076Swpaulstruct sf_tx_bufdesc_type4 { 879175526Syongari uint32_t sf_tx_ctrl; 880175526Syongari uint32_t sf_tx_frag; 881175526Syongari /* 882175526Syongari * Depending on descriptor spacing/skip field length it 883175526Syongari * can have fixed number of struct sf_frag_msdos. 884175526Syongari * 885175526Syongari * struct sf_frag_msdos sf_frags[14]; 886175526Syongari */ 88749076Swpaul}; 88849076Swpaul 88949076Swpaul/* 89049076Swpaul * Transmit completion queue descriptor formats. 89149076Swpaul */ 89249076Swpaul 89349076Swpaul/* 89449076Swpaul * Transmit DMA completion descriptor, type 0. 89549076Swpaul */ 896175526Syongari#define SF_TXCMPTYPE_DMA 0x80000000 897175526Syongari#define SF_TXCMPTYPE_TX 0xa0000000 89849076Swpaulstruct sf_tx_cmpdesc_type0 { 899175526Syongari uint32_t sf_tx_status1; 900175526Syongari#define SF_TX_CMPDESC_IDX 0x00007fff 901175526Syongari#define SF_TX_CMPDESC_HIPRI 0x00008000 902175526Syongari#define SF_TX_CMPDESC_STAT 0x1fff0000 903175526Syongari#define SF_TX_CMPDESC_TYPE 0xe0000000 90449076Swpaul}; 90549076Swpaul 90649076Swpaul/* 90749076Swpaul * Transmit completion descriptor, type 1. 90849076Swpaul */ 90949076Swpaulstruct sf_tx_cmpdesc_type1 { 910175526Syongari uint32_t sf_tx_status1; 911175526Syongari uint32_t sf_tx_status2; 91249076Swpaul}; 91349076Swpaul 914175526Syongari#define SF_TXSTAT_CRCERR 0x00010000 915175526Syongari#define SF_TXSTAT_LENCHECKERR 0x00020000 916175526Syongari#define SF_TXSTAT_LENRANGEERR 0x00040000 917175526Syongari#define SF_TXSTAT_TX_OK 0x00080000 918175526Syongari#define SF_TXSTAT_TX_DEFERED 0x00100000 919175526Syongari#define SF_TXSTAT_EXCESS_DEFER 0x00200000 920175526Syongari#define SF_TXSTAT_EXCESS_COLL 0x00400000 921175526Syongari#define SF_TXSTAT_LATE_COLL 0x00800000 922175526Syongari#define SF_TXSTAT_TOOBIG 0x01000000 923175526Syongari#define SF_TXSTAT_TX_UNDERRUN 0x02000000 924175526Syongari#define SF_TXSTAT_CTLFRAME_OK 0x04000000 925175526Syongari#define SF_TXSTAT_PAUSEFRAME_OK 0x08000000 926175526Syongari#define SF_TXSTAT_PAUSED 0x10000000 92749076Swpaul 92849076Swpaul/* Statistics counters. */ 92949076Swpaulstruct sf_stats { 930175526Syongari uint64_t sf_tx_frames; 931175526Syongari uint32_t sf_tx_single_colls; 932175526Syongari uint32_t sf_tx_multi_colls; 933175526Syongari uint32_t sf_tx_crcerrs; 934175526Syongari uint64_t sf_tx_bytes; 935175526Syongari uint32_t sf_tx_deferred; 936175526Syongari uint32_t sf_tx_late_colls; 937175526Syongari uint32_t sf_tx_pause_frames; 938175526Syongari uint32_t sf_tx_control_frames; 939175526Syongari uint32_t sf_tx_excess_colls; 940175526Syongari uint32_t sf_tx_excess_defer; 941175526Syongari uint32_t sf_tx_mcast_frames; 942175526Syongari uint32_t sf_tx_bcast_frames; 943175526Syongari uint32_t sf_tx_frames_lost; 944175526Syongari uint64_t sf_rx_frames; 945175526Syongari uint32_t sf_rx_crcerrs; 946175526Syongari uint32_t sf_rx_alignerrs; 947175526Syongari uint64_t sf_rx_bytes; 948175526Syongari uint32_t sf_rx_pause_frames; 949175526Syongari uint32_t sf_rx_control_frames; 950175526Syongari uint32_t sf_rx_unsup_control_frames; 951175526Syongari uint32_t sf_rx_giants; 952175526Syongari uint32_t sf_rx_runts; 953175526Syongari uint32_t sf_rx_jabbererrs; 954175526Syongari uint32_t sf_rx_fragments; 955175526Syongari uint64_t sf_rx_pkts_64; 956175526Syongari uint64_t sf_rx_pkts_65_127; 957175526Syongari uint64_t sf_rx_pkts_128_255; 958175526Syongari uint64_t sf_rx_pkts_256_511; 959175526Syongari uint64_t sf_rx_pkts_512_1023; 960175526Syongari uint64_t sf_rx_pkts_1024_1518; 961175526Syongari uint32_t sf_rx_frames_lost; 962175526Syongari uint32_t sf_tx_underruns; 963175526Syongari uint32_t sf_tx_gfp_stall; 964175526Syongari uint32_t sf_rx_gfp_stall; 96549076Swpaul}; 96649076Swpaul 96749076Swpaul/* 96849076Swpaul * register space access macros 96949076Swpaul */ 97049076Swpaul#define CSR_WRITE_4(sc, reg, val) \ 971175526Syongari bus_write_4((sc)->sf_res, reg, val) 97249076Swpaul 97349076Swpaul#define CSR_READ_4(sc, reg) \ 974175526Syongari bus_read_4((sc)->sf_res, reg) 97549076Swpaul 97649076Swpaul#define CSR_READ_1(sc, reg) \ 977175526Syongari bus_read_1((sc)->sf_res, reg) 97849076Swpaul 97949076Swpaul 98049076Swpaulstruct sf_type { 981175526Syongari uint16_t sf_vid; 982175526Syongari uint16_t sf_did; 98349076Swpaul char *sf_name; 984175526Syongari uint16_t sf_sdid; 985175526Syongari char *sf_sname; 98649076Swpaul}; 98749076Swpaul 988175526Syongari/* Use Tx descriptor type 2 : 64bit buffer descriptor */ 989175526Syongari#define sf_tx_rdesc sf_tx_bufdesc_type2 990175526Syongari/* Use Rx descriptor type 1 : 64bit buffer descriptor */ 991175526Syongari#define sf_rx_rdesc sf_rx_bufdesc_type1 992175526Syongari/* Use Tx completion type 0 */ 993175526Syongari#define sf_tx_rcdesc sf_tx_cmpdesc_type0 994175526Syongari/* Use Rx completion type 2 : checksum */ 995175526Syongari#define sf_rx_rcdesc sf_rx_cmpdesc_type2 99649076Swpaul 997175526Syongari#define SF_TX_DLIST_CNT 256 998175526Syongari#define SF_RX_DLIST_CNT 256 999175526Syongari#define SF_TX_CLIST_CNT 1024 1000175526Syongari#define SF_RX_CLIST_CNT 1024 1001175526Syongari#define SF_TX_DLIST_SIZE (sizeof(struct sf_tx_rdesc) * SF_TX_DLIST_CNT) 1002175526Syongari#define SF_TX_CLIST_SIZE (sizeof(struct sf_tx_rcdesc) * SF_TX_CLIST_CNT) 1003175526Syongari#define SF_RX_DLIST_SIZE (sizeof(struct sf_rx_rdesc) * SF_RX_DLIST_CNT) 1004175526Syongari#define SF_RX_CLIST_SIZE (sizeof(struct sf_rx_rcdesc) * SF_RX_CLIST_CNT) 1005175526Syongari#define SF_RING_ALIGN 256 1006175526Syongari#define SF_RX_ALIGN sizeof(uint32_t) 1007175526Syongari#define SF_MAXTXSEGS 16 100849076Swpaul 1009175526Syongari#define SF_ADDR_LO(x) ((uint64_t)(x) & 0xffffffff) 1010175526Syongari#define SF_ADDR_HI(x) ((uint64_t)(x) >> 32) 1011175526Syongari#define SF_TX_DLIST_ADDR(sc, i) \ 1012175526Syongari ((sc)->sf_rdata.sf_tx_ring_paddr + sizeof(struct sf_tx_rdesc) * (i)) 1013175526Syongari#define SF_TX_CLIST_ADDR(sc, i) \ 1014175526Syongari ((sc)->sf_rdata.sf_tx_cring_paddr + sizeof(struct sf_tx_crdesc) * (i)) 1015175526Syongari#define SF_RX_DLIST_ADDR(sc, i) \ 1016175526Syongari ((sc)->sf_rdata.sf_rx_ring_paddr + sizeof(struct sf_rx_rdesc) * (i)) 1017175526Syongari#define SF_RX_CLIST_ADDR(sc, i) \ 1018175526Syongari ((sc)->sf_rdata.sf_rx_cring_paddr + sizeof(struct sf_rx_rcdesc) * (i)) 1019175526Syongari 1020175526Syongari#define SF_INC(x, y) (x) = ((x) + 1) % y 1021175526Syongari 1022175526Syongari#define SF_MAX_FRAMELEN 1536 1023175526Syongari#define SF_TX_THRESHOLD_UNIT 16 1024175526Syongari#define SF_MAX_TX_THRESHOLD (SF_MAX_FRAMELEN / SF_TX_THRESHOLD_UNIT) 1025175526Syongari#define SF_MIN_TX_THRESHOLD (128 / SF_TX_THRESHOLD_UNIT) 1026175526Syongari 1027175526Syongaristruct sf_txdesc { 1028175526Syongari struct mbuf *tx_m; 1029175526Syongari int ndesc; 1030175526Syongari bus_dmamap_t tx_dmamap; 103149076Swpaul}; 103249076Swpaul 1033175526Syongaristruct sf_rxdesc { 1034175526Syongari struct mbuf *rx_m; 1035175526Syongari bus_dmamap_t rx_dmamap; 1036175526Syongari}; 1037175526Syongari 1038175526Syongaristruct sf_chain_data { 1039175526Syongari bus_dma_tag_t sf_parent_tag; 1040175526Syongari bus_dma_tag_t sf_tx_tag; 1041175526Syongari struct sf_txdesc sf_txdesc[SF_TX_DLIST_CNT]; 1042175526Syongari bus_dma_tag_t sf_rx_tag; 1043175526Syongari struct sf_rxdesc sf_rxdesc[SF_RX_DLIST_CNT]; 1044175526Syongari bus_dma_tag_t sf_tx_ring_tag; 1045175526Syongari bus_dma_tag_t sf_rx_ring_tag; 1046175526Syongari bus_dma_tag_t sf_tx_cring_tag; 1047175526Syongari bus_dma_tag_t sf_rx_cring_tag; 1048175526Syongari bus_dmamap_t sf_tx_ring_map; 1049175526Syongari bus_dmamap_t sf_rx_ring_map; 1050175526Syongari bus_dmamap_t sf_rx_sparemap; 1051175526Syongari bus_dmamap_t sf_tx_cring_map; 1052175526Syongari bus_dmamap_t sf_rx_cring_map; 1053175526Syongari int sf_tx_prod; 1054175526Syongari int sf_tx_cnt; 1055175526Syongari int sf_txc_cons; 1056175526Syongari int sf_rxc_cons; 1057175526Syongari}; 1058175526Syongari 1059175526Syongaristruct sf_ring_data { 1060175526Syongari struct sf_tx_rdesc *sf_tx_ring; 1061175526Syongari bus_addr_t sf_tx_ring_paddr; 1062175526Syongari struct sf_tx_rcdesc *sf_tx_cring; 1063175526Syongari bus_addr_t sf_tx_cring_paddr; 1064175526Syongari struct sf_rx_rdesc *sf_rx_ring; 1065175526Syongari bus_addr_t sf_rx_ring_paddr; 1066175526Syongari struct sf_rx_rcdesc *sf_rx_cring; 1067175526Syongari bus_addr_t sf_rx_cring_paddr; 1068175526Syongari}; 1069175526Syongari 1070175526Syongari 107149076Swpaulstruct sf_softc { 1072147256Sbrooks struct ifnet *sf_ifp; /* interface info */ 1073162317Sru device_t sf_dev; /* device info */ 107449076Swpaul void *sf_intrhand; /* interrupt handler cookie */ 107549076Swpaul struct resource *sf_irq; /* irq resource descriptor */ 107649076Swpaul struct resource *sf_res; /* mem/ioport resource */ 1077175526Syongari int sf_restype; 1078175526Syongari int sf_rid; 107949076Swpaul struct sf_type *sf_info; /* Starfire adapter info */ 108050675Swpaul device_t sf_miibus; 1081175526Syongari struct sf_chain_data sf_cdata; 1082175526Syongari struct sf_ring_data sf_rdata; 108354161Swpaul int sf_if_flags; 1084175526Syongari struct callout sf_co; 1085175526Syongari int sf_watchdog_timer; 1086175526Syongari int sf_link; 1087175526Syongari int sf_suspended; 1088175526Syongari int sf_detach; 1089175526Syongari uint32_t sf_txthresh; 1090175526Syongari int sf_int_mod; 1091175526Syongari struct sf_stats sf_statistics; 109267087Swpaul struct mtx sf_mtx; 1093137557Sbrueffer#ifdef DEVICE_POLLING 1094137557Sbrueffer int rxcycles; 1095137834Sbrueffer#endif /* DEVICE_POLLING */ 109649076Swpaul}; 109749076Swpaul 109867087Swpaul 109972200Sbmilekic#define SF_LOCK(_sc) mtx_lock(&(_sc)->sf_mtx) 110072200Sbmilekic#define SF_UNLOCK(_sc) mtx_unlock(&(_sc)->sf_mtx) 1101122689Ssam#define SF_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->sf_mtx, MA_OWNED) 110267087Swpaul 110349076Swpaul#define SF_TIMEOUT 1000 1104