1173426Srpaulo/*- 2177972Srpaulo * Copyright (c) 2007, 2008 Rui Paulo <rpaulo@FreeBSD.org> 3173426Srpaulo * All rights reserved. 4173426Srpaulo * 5173426Srpaulo * Redistribution and use in source and binary forms, with or without 6173426Srpaulo * modification, are permitted provided that the following conditions 7173426Srpaulo * are met: 8173426Srpaulo * 1. Redistributions of source code must retain the above copyright 9173426Srpaulo * notice, this list of conditions and the following disclaimer. 10173426Srpaulo * 2. Redistributions in binary form must reproduce the above copyright 11173426Srpaulo * notice, this list of conditions and the following disclaimer in the 12173426Srpaulo * documentation and/or other materials provided with the distribution. 13173426Srpaulo * 14173426Srpaulo * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR 15173426Srpaulo * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 16173426Srpaulo * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 17173426Srpaulo * DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, 18173426Srpaulo * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 19173426Srpaulo * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR 20173426Srpaulo * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 21173426Srpaulo * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, 22173426Srpaulo * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN 23173426Srpaulo * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 24173426Srpaulo * POSSIBILITY OF SUCH DAMAGE. 25173426Srpaulo * 26173426Srpaulo * $FreeBSD: releng/10.2/sys/dev/asmc/asmcvar.h 273302 2014-10-20 04:42:28Z rpaulo $ 27173426Srpaulo * 28173426Srpaulo */ 29173426Srpaulo 30273302Srpaulo#define ASMC_MAXFANS 6 31173426Srpaulo 32173426Srpaulostruct asmc_softc { 33173426Srpaulo device_t sc_dev; 34173426Srpaulo struct mtx sc_mtx; 35173426Srpaulo int sc_nfan; 36173426Srpaulo int16_t sms_rest_x; 37173426Srpaulo int16_t sms_rest_y; 38173426Srpaulo int16_t sms_rest_z; 39173426Srpaulo struct sysctl_oid *sc_fan_tree[ASMC_MAXFANS+1]; 40173426Srpaulo struct sysctl_oid *sc_temp_tree; 41173426Srpaulo struct sysctl_oid *sc_sms_tree; 42173426Srpaulo struct sysctl_oid *sc_light_tree; 43173426Srpaulo struct asmc_model *sc_model; 44177972Srpaulo int sc_rid_port; 45177972Srpaulo int sc_rid_irq; 46177972Srpaulo struct resource *sc_ioport; 47177972Srpaulo struct resource *sc_irq; 48173426Srpaulo void *sc_cookie; 49173426Srpaulo int sc_sms_intrtype; 50173426Srpaulo struct taskqueue *sc_sms_tq; 51173426Srpaulo struct task sc_sms_task; 52197190Srpaulo uint8_t sc_sms_intr_works; 53173426Srpaulo}; 54173426Srpaulo 55173426Srpaulo/* 56173426Srpaulo * Data port. 57173426Srpaulo */ 58177972Srpaulo#define ASMC_DATAPORT_READ(sc) bus_read_1(sc->sc_ioport, 0x00) 59177972Srpaulo#define ASMC_DATAPORT_WRITE(sc, val) \ 60177976Srpaulo bus_write_1(sc->sc_ioport, 0x00, val) 61173426Srpaulo#define ASMC_STATUS_MASK 0x0f 62173426Srpaulo 63173426Srpaulo/* 64173426Srpaulo * Command port. 65173426Srpaulo */ 66177972Srpaulo#define ASMC_CMDPORT_READ(sc) bus_read_1(sc->sc_ioport, 0x04) 67177972Srpaulo#define ASMC_CMDPORT_WRITE(sc, val) \ 68177976Srpaulo bus_write_1(sc->sc_ioport, 0x04, val) 69173426Srpaulo#define ASMC_CMDREAD 0x10 70173426Srpaulo#define ASMC_CMDWRITE 0x11 71173426Srpaulo 72173426Srpaulo/* 73173426Srpaulo * Interrupt port. 74173426Srpaulo */ 75177972Srpaulo#define ASMC_INTPORT_READ(sc) bus_read_1(sc->sc_ioport, 0x1f) 76173426Srpaulo 77173426Srpaulo 78173426Srpaulo/* Number of keys */ 79173426Srpaulo#define ASMC_NKEYS "#KEY" /* RO; 4 bytes */ 80173426Srpaulo 81173426Srpaulo/* 82173426Srpaulo * Fan control via SMC. 83173426Srpaulo */ 84173426Srpaulo#define ASMC_KEY_FANCOUNT "FNum" /* RO; 1 byte */ 85173426Srpaulo#define ASMC_KEY_FANMANUAL "FS! " /* RW; 2 bytes */ 86273302Srpaulo#define ASMC_KEY_FANID "F%dID" /* RO; 16 bytes */ 87173426Srpaulo#define ASMC_KEY_FANSPEED "F%dAc" /* RO; 2 bytes */ 88173426Srpaulo#define ASMC_KEY_FANMINSPEED "F%dMn" /* RO; 2 bytes */ 89173426Srpaulo#define ASMC_KEY_FANMAXSPEED "F%dMx" /* RO; 2 bytes */ 90173426Srpaulo#define ASMC_KEY_FANSAFESPEED "F%dSf" /* RO; 2 bytes */ 91173426Srpaulo#define ASMC_KEY_FANTARGETSPEED "F%dTg" /* RW; 2 bytes */ 92173426Srpaulo 93173426Srpaulo/* 94173426Srpaulo * Sudden Motion Sensor (SMS). 95173426Srpaulo */ 96173426Srpaulo#define ASMC_SMS_INIT1 0xe0 97177979Srpaulo#define ASMC_SMS_INIT2 0xf8 98173426Srpaulo#define ASMC_KEY_SMS "MOCN" /* RW; 2 bytes */ 99173426Srpaulo#define ASMC_KEY_SMS_X "MO_X" /* RO; 2 bytes */ 100173426Srpaulo#define ASMC_KEY_SMS_Y "MO_Y" /* RO; 2 bytes */ 101173426Srpaulo#define ASMC_KEY_SMS_Z "MO_Z" /* RO; 2 bytes */ 102173426Srpaulo#define ASMC_KEY_SMS_LOW "MOLT" /* RW; 2 bytes */ 103173426Srpaulo#define ASMC_KEY_SMS_HIGH "MOHT" /* RW; 2 bytes */ 104173426Srpaulo#define ASMC_KEY_SMS_LOW_INT "MOLD" /* RW; 1 byte */ 105173426Srpaulo#define ASMC_KEY_SMS_HIGH_INT "MOHD" /* RW; 1 byte */ 106173426Srpaulo#define ASMC_KEY_SMS_FLAG "MSDW" /* RW; 1 byte */ 107173426Srpaulo#define ASMC_SMS_INTFF 0x60 /* Free fall Interrupt */ 108173426Srpaulo#define ASMC_SMS_INTHA 0x6f /* High Acceleration Interrupt */ 109173426Srpaulo#define ASMC_SMS_INTSH 0x80 /* Shock Interrupt */ 110173426Srpaulo 111173426Srpaulo/* 112173426Srpaulo * Keyboard backlight. 113173426Srpaulo */ 114173426Srpaulo#define ASMC_KEY_LIGHTLEFT "ALV0" /* RO; 6 bytes */ 115173426Srpaulo#define ASMC_KEY_LIGHTRIGHT "ALV1" /* RO; 6 bytes */ 116173426Srpaulo#define ASMC_KEY_LIGHTVALUE "LKSB" /* WO; 2 bytes */ 117173426Srpaulo 118173426Srpaulo/* 119173426Srpaulo * Clamshell. 120173426Srpaulo */ 121173426Srpaulo#define ASMC_KEY_CLAMSHELL "MSLD" /* RO; 1 byte */ 122173426Srpaulo 123173426Srpaulo/* 124173426Srpaulo * Interrupt keys. 125173426Srpaulo */ 126173426Srpaulo#define ASMC_KEY_INTOK "NTOK" /* WO; 1 byte */ 127173426Srpaulo 128173426Srpaulo/* 129173426Srpaulo * Temperatures. 130173426Srpaulo * 131182850Srpaulo * First for MacBook, second for MacBook Pro, third for Intel Mac Mini, 132182850Srpaulo * fourth the Mac Pro 8-core and finally the MacBook Air. 133178145Srpaulo * 134173426Srpaulo */ 135178145Srpaulo/* maximum array size for temperatures including the last NULL */ 136273302Srpaulo#define ASMC_TEMP_MAX 80 137173426Srpaulo#define ASMC_MB_TEMPS { "TB0T", "TN0P", "TN1P", "Th0H", "Th1H", \ 138173426Srpaulo "TM0P", NULL } 139173426Srpaulo#define ASMC_MB_TEMPNAMES { "enclosure", "northbridge1", \ 140173426Srpaulo "northbridge2", "heatsink1", \ 141173426Srpaulo "heatsink2", "memory", } 142173426Srpaulo#define ASMC_MB_TEMPDESCS { "Enclosure Bottomside", \ 143173426Srpaulo "Northbridge Point 1", \ 144173426Srpaulo "Northbridge Point 2", "Heatsink 1", \ 145173426Srpaulo "Heatsink 2", "Memory Bank A", } 146173426Srpaulo 147173426Srpaulo#define ASMC_MBP_TEMPS { "TB0T", "Th0H", "Th1H", "Tm0P", \ 148173426Srpaulo "TG0H", "TG0P", "TG0T", NULL } 149173426Srpaulo 150173426Srpaulo#define ASMC_MBP_TEMPNAMES { "enclosure", "heatsink1", \ 151173426Srpaulo "heatsink2", "memory", "graphics", \ 152173426Srpaulo "graphicssink", "unknown", } 153173426Srpaulo 154173426Srpaulo#define ASMC_MBP_TEMPDESCS { "Enclosure Bottomside", \ 155173426Srpaulo "Heatsink 1", "Heatsink 2", \ 156173426Srpaulo "Memory Controller", \ 157173426Srpaulo "Graphics Chip", "Graphics Heatsink", \ 158173426Srpaulo "Unknown", } 159173426Srpaulo 160195046Srpaulo#define ASMC_MBP4_TEMPS { "TB0T", "Th0H", "Th1H", "Th2H", "Tm0P", \ 161195046Srpaulo "TG0H", "TG0D", "TC0D", "TC0P", "Ts0P", \ 162195046Srpaulo "TTF0", "TW0P", NULL } 163195046Srpaulo 164195046Srpaulo#define ASMC_MBP4_TEMPNAMES { "enclosure", "heatsink1", "heatsink2", \ 165195046Srpaulo "heatsink3", "memory", "graphicssink", \ 166195046Srpaulo "graphics", "cpu", "cpu2", "unknown1", \ 167195046Srpaulo "unknown2", "wireless", } 168195046Srpaulo 169195046Srpaulo#define ASMC_MBP4_TEMPDESCS { "Enclosure Bottomside", \ 170195046Srpaulo "Main Heatsink 1", "Main Heatsink 2", \ 171195046Srpaulo "Main Heatsink 3", \ 172195046Srpaulo "Memory Controller", \ 173195046Srpaulo "Graphics Chip Heatsink", \ 174195046Srpaulo "Graphics Chip Diode", \ 175195046Srpaulo "CPU Temperature Diode", "CPU Point 2", \ 176195046Srpaulo "Unknown", "Unknown", \ 177195046Srpaulo "Wireless Module", } 178195046Srpaulo 179273302Srpaulo#define ASMC_MBP8_TEMPS { "TB0T", "TB1T", "TB2T", "TC0C", "TC0D", \ 180273302Srpaulo "TC0E", "TC0F", "TC0P", "TC1C", "TC2C", \ 181273302Srpaulo "TC3C", "TC4C", "TCFC", "TCGC", "TCSA", \ 182273302Srpaulo "TCTD", "TG0D", "TG0P", "THSP", "TM0S", \ 183273302Srpaulo "TMBS", "TP0P", "TPCD", "TW0P", "Th1H", \ 184273302Srpaulo "Th2H", "Tm0P", "Ts0P", "Ts0S", NULL } 185273302Srpaulo 186273302Srpaulo#define ASMC_MBP8_TEMPNAMES { "enclosure", "TB1T", "TB2T", "TC0C", "TC0D", \ 187273302Srpaulo "TC0E", "TC0F", "TC0P", "TC1C", "TC2C", \ 188273302Srpaulo "TC3C", "TC4C", "TCFC", "TCGC", "TCSA", \ 189273302Srpaulo "TCTD", "graphics", "TG0P", "THSP", "TM0S", \ 190273302Srpaulo "TMBS", "TP0P", "TPCD", "wireless", "Th1H", \ 191273302Srpaulo "Th2H", "memory", "Ts0P", "Ts0S" } 192273302Srpaulo 193273302Srpaulo#define ASMC_MBP8_TEMPDESCS { "Enclosure Bottomside", "TB1T", "TB2T", "TC0C", "TC0D", \ 194273302Srpaulo "TC0E", "TC0F", "TC0P", "TC1C", "TC2C", \ 195273302Srpaulo "TC3C", "TC4C", "TCFC", "TCGC", "TCSA", \ 196273302Srpaulo "TCTD", "TG0D", "TG0P", "THSP", "TM0S", \ 197273302Srpaulo "TMBS", "TP0P", "TPCD", "TW0P", "Th1H", \ 198273302Srpaulo "Th2H", "Tm0P", "Ts0P", "Ts0S" } 199273302Srpaulo 200273302Srpaulo#define ASMC_MBP11_TEMPS { "TB0T", "TB1T", "TB2T", "TBXT", "TC0E", \ 201273302Srpaulo "TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \ 202273302Srpaulo "TC4C", "TCFC", "TCGC", "TCSA", "TCTD", \ 203273302Srpaulo "TCXC", "TG0D", "TG0P", "TG1D", "TG1F", \ 204273302Srpaulo "TG1d", "TH0A", "TH0B", "TH0F", "TH0R", \ 205273302Srpaulo "TH0V", "TH0a", "TH0b", "TH0c", "TM0P", \ 206273302Srpaulo "TM0S", "TP0P", "TPCD", "TW0P", "Ta0P", \ 207273302Srpaulo "TaSP", "Th1H", "Th2H", "Ts0P", "Ts0S", \ 208273302Srpaulo "Ts1S", NULL } 209273302Srpaulo 210273302Srpaulo#define ASMC_MBP11_TEMPNAMES { "TB0T", "TB1T", "TB2T", "TBXT", "TC0E", \ 211273302Srpaulo "TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \ 212273302Srpaulo "TC4C", "TCFC", "TCGC", "TCSA", "TCTD", \ 213273302Srpaulo "TCXC", "TG0D", "TG0P", "TG1D", "TG1F", \ 214273302Srpaulo "TG1d", "TH0A", "TH0B", "TH0F", "TH0R", \ 215273302Srpaulo "TH0V", "TH0a", "TH0b", "TH0c", "TM0P", \ 216273302Srpaulo "TM0S", "TP0P", "TPCD", "TW0P", "Ta0P", \ 217273302Srpaulo "TaSP", "Th1H", "Th2H", "Ts0P", "Ts0S", \ 218273302Srpaulo "Ts1S" } 219273302Srpaulo 220273302Srpaulo#define ASMC_MBP11_TEMPDESCS { "TB0T", "TB1T", "TB2T", "TBXT", "TC0E", \ 221273302Srpaulo "TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \ 222273302Srpaulo "TC4C", "TCFC", "TCGC", "TCSA", "TCTD", \ 223273302Srpaulo "TCXC", "TG0D", "TG0P", "TG1D", "TG1F", \ 224273302Srpaulo "TG1d", "TH0A", "TH0B", "TH0F", "TH0R", \ 225273302Srpaulo "TH0V", "TH0a", "TH0b", "TH0c", "TM0P", \ 226273302Srpaulo "TM0S", "TP0P", "TPCD", "TW0P", "Ta0P", \ 227273302Srpaulo "TaSP", "Th1H", "Th2H", "Ts0P", "Ts0S", \ 228273302Srpaulo "Ts1S" } 229273302Srpaulo 230173426Srpaulo#define ASMC_MM_TEMPS { "TN0P", "TN1P", NULL } 231173426Srpaulo#define ASMC_MM_TEMPNAMES { "northbridge1", "northbridge2" } 232173426Srpaulo#define ASMC_MM_TEMPDESCS { "Northbridge Point 1", \ 233173426Srpaulo "Northbridge Point 2" } 234178145Srpaulo 235271069Sgavin#define ASMC_MM31_TEMPS { "TC0D", "TC0H", \ 236271069Sgavin "TC0P", "TH0P", \ 237271069Sgavin "TN0D", "TN0P", \ 238271069Sgavin "TW0P", NULL } 239271069Sgavin 240271069Sgavin#define ASMC_MM31_TEMPNAMES { "cpu0_die", "cpu0_heatsink", \ 241271069Sgavin "cpu0_proximity", "hdd_bay", \ 242271069Sgavin "northbridge_die", \ 243271069Sgavin "northbridge_proximity", \ 244271069Sgavin "wireless_module", } 245271069Sgavin 246271069Sgavin#define ASMC_MM31_TEMPDESCS { "CPU0 Die Core Temperature", \ 247271069Sgavin "CPU0 Heatsink Temperature", \ 248271069Sgavin "CPU0 Proximity Temperature", \ 249271069Sgavin "HDD Bay Temperature", \ 250271069Sgavin "Northbridge Die Core Temperature", \ 251271069Sgavin "Northbridge Proximity Temperature", \ 252271069Sgavin "Wireless Module Temperature", } 253271069Sgavin 254178145Srpaulo#define ASMC_MP_TEMPS { "TA0P", "TCAG", "TCAH", "TCBG", "TCBH", \ 255178145Srpaulo "TC0C", "TC0D", "TC0P", "TC1C", "TC1D", \ 256178145Srpaulo "TC2C", "TC2D", "TC3C", "TC3D", "THTG", \ 257178145Srpaulo "TH0P", "TH1P", "TH2P", "TH3P", "TMAP", \ 258178145Srpaulo "TMAS", "TMBS", "TM0P", "TM0S", "TM1P", \ 259178145Srpaulo "TM1S", "TM2P", "TM2S", "TM3S", "TM8P", \ 260178145Srpaulo "TM8S", "TM9P", "TM9S", "TN0H", "TS0C", \ 261178145Srpaulo NULL } 262178145Srpaulo 263178145Srpaulo#define ASMC_MP_TEMPNAMES { "TA0P", "TCAG", "TCAH", "TCBG", "TCBH", \ 264178145Srpaulo "TC0C", "TC0D", "TC0P", "TC1C", "TC1D", \ 265178145Srpaulo "TC2C", "TC2D", "TC3C", "TC3D", "THTG", \ 266178145Srpaulo "TH0P", "TH1P", "TH2P", "TH3P", "TMAP", \ 267178145Srpaulo "TMAS", "TMBS", "TM0P", "TM0S", "TM1P", \ 268178145Srpaulo "TM1S", "TM2P", "TM2S", "TM3S", "TM8P", \ 269273302Srpaulo "TM8S", "TM9P", "TM9S", "TN0H", "TS0C", } 270178145Srpaulo 271178145Srpaulo#define ASMC_MP_TEMPDESCS { "TA0P", "TCAG", "TCAH", "TCBG", "TCBH", \ 272178145Srpaulo "TC0C", "TC0D", "TC0P", "TC1C", "TC1D", \ 273178145Srpaulo "TC2C", "TC2D", "TC3C", "TC3D", "THTG", \ 274178145Srpaulo "TH0P", "TH1P", "TH2P", "TH3P", "TMAP", \ 275178145Srpaulo "TMAS", "TMBS", "TM0P", "TM0S", "TM1P", \ 276178145Srpaulo "TM1S", "TM2P", "TM2S", "TM3S", "TM8P", \ 277273302Srpaulo "TM8S", "TM9P", "TM9S", "TN0H", "TS0C", } 278273302Srpaulo 279273302Srpaulo#define ASMC_MP5_TEMPS { "TA0P", "TCAC", "TCAD", "TCAG", "TCAH", \ 280273302Srpaulo "TCAS", "TCBC", "TCBD", "TCBG", "TCBH", \ 281273302Srpaulo "TCBS", "TH1F", "TH1P", "TH1V", "TH2F", \ 282273302Srpaulo "TH2P", "TH2V", "TH3F", "TH3P", "TH3V", \ 283273302Srpaulo "TH4F", "TH4P", "TH4V", "THPS", "THTG", \ 284273302Srpaulo "TM1P", "TM2P", "TM2V", "TM3P", "TM3V", \ 285273302Srpaulo "TM4P", "TM5P", "TM6P", "TM6V", "TM7P", \ 286273302Srpaulo "TM7V", "TM8P", "TM8V", "TM9V", "TMA1", \ 287273302Srpaulo "TMA2", "TMA3", "TMA4", "TMB1", "TMB2", \ 288273302Srpaulo "TMB3", "TMB4", "TMHS", "TMLS", "TMPS", \ 289273302Srpaulo "TMPV", "TMTG", "TN0D", "TN0H", "TNTG", \ 290273302Srpaulo "Te1F", "Te1P", "Te1S", "Te2F", "Te2S", \ 291273302Srpaulo "Te3F", "Te3S", "Te4F", "Te4S", "Te5F", \ 292273302Srpaulo "Te5S", "TeGG", "TeGP", "TeRG", "TeRP", \ 293273302Srpaulo "TeRV", "Tp0C", "Tp1C", "TpPS", "TpTG", \ 294178145Srpaulo NULL } 295182850Srpaulo 296273302Srpaulo#define ASMC_MP5_TEMPNAMES { "ambient", "TCAC", "TCAD", "TCAG", "TCAH", \ 297273302Srpaulo "TCAS", "TCBC", "TCBD", "TCBG", "TCBH", \ 298273302Srpaulo "TCBS", "TH1F", "TH1P", "TH1V", "TH2F", \ 299273302Srpaulo "TH2P", "TH2V", "TH3F", "TH3P", "TH3V", \ 300273302Srpaulo "TH4F", "TH4P", "TH4V", "THPS", "THTG", \ 301273302Srpaulo "TM1P", "TM2P", "TM2V", "TM3P", "TM3V", \ 302273302Srpaulo "TM4P", "TM5P", "TM6P", "TM6V", "TM7P", \ 303273302Srpaulo "TM7V", "TM8P", "TM8V", "TM9V", "ram_a1", \ 304273302Srpaulo "ram_a2", "ram_a3", "ram_a4", "ram_b1", "ram_b2", \ 305273302Srpaulo "ram_b3", "ram_b4", "TMHS", "TMLS", "TMPS", \ 306273302Srpaulo "TMPV", "TMTG", "TN0D", "TN0H", "TNTG", \ 307273302Srpaulo "Te1F", "Te1P", "Te1S", "Te2F", "Te2S", \ 308273302Srpaulo "Te3F", "Te3S", "Te4F", "Te4S", "Te5F", \ 309273302Srpaulo "Te5S", "TeGG", "TeGP", "TeRG", "TeRP", \ 310273302Srpaulo "TeRV", "Tp0C", "Tp1C", "TpPS", "TpTG", } 311273302Srpaulo 312273302Srpaulo#define ASMC_MP5_TEMPDESCS { "TA0P", "TCAC", "TCAD", "TCAG", "TCAH", \ 313273302Srpaulo "TCAS", "TCBC", "TCBD", "TCBG", "TCBH", \ 314273302Srpaulo "TCBS", "TH1F", "TH1P", "TH1V", "TH2F", \ 315273302Srpaulo "TH2P", "TH2V", "TH3F", "TH3P", "TH3V", \ 316273302Srpaulo "TH4F", "TH4P", "TH4V", "THPS", "THTG", \ 317273302Srpaulo "TM1P", "TM2P", "TM2V", "TM3P", "TM3V", \ 318273302Srpaulo "TM4P", "TM5P", "TM6P", "TM6V", "TM7P", \ 319273302Srpaulo "TM7V", "TM8P", "TM8V", "TM9V", "TMA1", \ 320273302Srpaulo "TMA2", "TMA3", "TMA4", "TMB1", "TMB2", \ 321273302Srpaulo "TMB3", "TMB4", "TMHS", "TMLS", "TMPS", \ 322273302Srpaulo "TMPV", "TMTG", "TN0D", "TN0H", "TNTG", \ 323273302Srpaulo "Te1F", "Te1P", "Te1S", "Te2F", "Te2S", \ 324273302Srpaulo "Te3F", "Te3S", "Te4F", "Te4S", "Te5F", \ 325273302Srpaulo "Te5S", "TeGG", "TeGP", "TeRG", "TeRP", \ 326273302Srpaulo "TeRV", "Tp0C", "Tp1C", "TpPS", "TpTG", } 327273302Srpaulo 328182850Srpaulo#define ASMC_MBA_TEMPS { "TB0T", NULL } 329182850Srpaulo#define ASMC_MBA_TEMPNAMES { "enclosure" } 330182850Srpaulo#define ASMC_MBA_TEMPDESCS { "Enclosure Bottom" } 331273302Srpaulo 332273302Srpaulo#define ASMC_MBA3_TEMPS { "TB0T", "TB1T", "TB2T", \ 333273302Srpaulo "TC0D", "TC0E", "TC0P", NULL } 334273302Srpaulo 335273302Srpaulo#define ASMC_MBA3_TEMPNAMES { "enclosure", "TB1T", "TB2T", \ 336273302Srpaulo "TC0D", "TC0E", "TC0P" } 337273302Srpaulo 338273302Srpaulo#define ASMC_MBA3_TEMPDESCS { "Enclosure Bottom", "TB1T", "TB2T", \ 339273302Srpaulo "TC0D", "TC0E", "TC0P" } 340