ChangeLog.gcc43 revision 251212
1251212Spfg2007-05-01 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com> (r124341) 2251212Spfg 3251212Spfg * doc/invoke.texi: Fix typo, 'AMD Family 10h core' instead of 4251212Spfg 'AMD Family 10 core'. 5251212Spfg 6221282Smm2007-05-01 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com> (r124339) 7221282Smm 8221282Smm * config/i386/i386.c (override_options): Accept k8-sse3, opteron-sse3 9221282Smm and athlon64-sse3 as improved versions of k8, opteron and athlon64 10221282Smm with SSE3 instruction set support. 11221282Smm * doc/invoke.texi: Likewise. 12221282Smm 13251212Spfg2007-05-01 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com> (r124330) 14251212Spfg 15251212Spfg * config/i386/i386.c (override_options): Tuning 32-byte loop 16251212Spfg alignment for amdfam10 architecture. Increasing the max loop 17251212Spfg alignment to 24 bytes. 18251212Spfg 19237406Spfg2007-04-12 Richard Guenther <rguenther@suse.de> (r123736) 20237406Spfg 21237406Spfg PR tree-optimization/24689 22237406Spfg PR tree-optimization/31307 23237406Spfg * fold-const.c (operand_equal_p): Compare INTEGER_CST array 24237406Spfg indices by value. 25237406Spfg * gimplify.c (canonicalize_addr_expr): To be consistent with 26237406Spfg gimplify_compound_lval only set operands two and three of 27237406Spfg ARRAY_REFs if they are not gimple_min_invariant. This makes 28237406Spfg it never at this place. 29237406Spfg * tree-ssa-ccp.c (maybe_fold_offset_to_array_ref): Likewise. 30237406Spfg 31221282Smm2007-04-07 H.J. Lu <hongjiu.lu@intel.com> (r123639) 32221282Smm 33221282Smm * config/i386/i386.c (ix86_handle_option): Handle SSSE3. 34221282Smm 35251212Spfg2007-03-28 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com> (r123313) 36251212Spfg 37251212Spfg * config.gcc: Accept barcelona as a variant of amdfam10. 38251212Spfg * config/i386/i386.c (override_options): Likewise. 39251212Spfg * doc/invoke.texi: Likewise. 40251212Spfg 41251212Spfg2007-02-09 Dwarakanath Rajagopal <dwarak.rajagopal@amd.com> (r121763) 42251212Spfg 43251212Spfg * config/i386/driver-i386.c: Turn on -mtune=native for AMDFAM10. 44251212Spfg (bit_SSE4a): New. 45251212Spfg 46221282Smm2007-02-08 Harsha Jagasia <harsha.jagasia@amd.com> (r121726) 47221282Smm 48221282Smm * config/i386/xmmintrin.h: Make inclusion of emmintrin.h 49221282Smm conditional to __SSE2__. 50221282Smm (Entries below should have been added to first ChangeLog 51221282Smm entry for amdfam10 dated 2007-02-05) 52221282Smm * config/i386/emmintrin.h: Generate #error if __SSE2__ is not 53221282Smm defined. 54221282Smm * config/i386/pmmintrin.h: Generate #error if __SSE3__ is not 55221282Smm defined. 56221282Smm * config/i386/tmmintrin.h: Generate #error if __SSSE3__ is not 57221282Smm defined. 58221282Smm 59221282Smm2007-02-07 Jakub Jelinek <jakub@redhat.com> (r121687) 60221282Smm 61221282Smm * config/i386/i386.c (override_options): Set PTA_SSSE3 for core2. 62221282Smm 63251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 64251212Spfg 65251212Spfg * config/i386/athlon.md (athlon_fldxf_k8, athlon_fld_k8, 66251212Spfg athlon_fstxf_k8, athlon_fst_k8, athlon_fist, athlon_fmov, 67251212Spfg athlon_fadd_load, athlon_fadd_load_k8, athlon_fadd, athlon_fmul, 68251212Spfg athlon_fmul_load, athlon_fmul_load_k8, athlon_fsgn, 69251212Spfg athlon_fdiv_load, athlon_fdiv_load_k8, athlon_fdiv_k8, 70251212Spfg athlon_fpspc_load, athlon_fpspc, athlon_fcmov_load, 71251212Spfg athlon_fcmov_load_k8, athlon_fcmov_k8, athlon_fcomi_load_k8, 72251212Spfg athlon_fcomi, athlon_fcom_load_k8, athlon_fcom): Added amdfam10. 73251212Spfg 74251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 75251212Spfg 76251212Spfg * config/i386/i386.md (x86_sahf_1, cmpfp_i_mixed, cmpfp_i_sse, 77251212Spfg cmpfp_i_i387, cmpfp_iu_mixed, cmpfp_iu_sse, cmpfp_iu_387, 78251212Spfg swapsi, swaphi_1, swapqi_1, swapdi_rex64, fix_truncsfdi_sse, 79251212Spfg fix_truncdfdi_sse, fix_truncsfsi_sse, fix_truncdfsi_sse, 80251212Spfg x86_fldcw_1, floatsisf2_mixed, floatsisf2_sse, floatdisf2_mixed, 81251212Spfg floatdisf2_sse, floatsidf2_mixed, floatsidf2_sse, 82251212Spfg floatdidf2_mixed, floatdidf2_sse, muldi3_1_rex64, mulsi3_1, 83251212Spfg mulsi3_1_zext, mulhi3_1, mulqi3_1, umulqihi3_1, mulqihi3_insn, 84251212Spfg umulditi3_insn, umulsidi3_insn, mulditi3_insn, mulsidi3_insn, 85251212Spfg umuldi3_highpart_rex64, umulsi3_highpart_insn, 86251212Spfg umulsi3_highpart_zext, smuldi3_highpart_rex64, 87251212Spfg smulsi3_highpart_insn, smulsi3_highpart_zext, x86_64_shld, 88251212Spfg x86_shld_1, x86_64_shrd, sqrtsf2_mixed, sqrtsf2_sse, 89251212Spfg sqrtsf2_i387, sqrtdf2_mixed, sqrtdf2_sse, sqrtdf2_i387, 90251212Spfg sqrtextendsfdf2_i387, sqrtxf2, sqrtextendsfxf2_i387, 91251212Spfg sqrtextenddfxf2_i387): Added amdfam10_decode. 92251212Spfg 93251212Spfg * config/i386/athlon.md (athlon_idirect_amdfam10, 94251212Spfg athlon_ivector_amdfam10, athlon_idirect_load_amdfam10, 95251212Spfg athlon_ivector_load_amdfam10, athlon_idirect_both_amdfam10, 96251212Spfg athlon_ivector_both_amdfam10, athlon_idirect_store_amdfam10, 97251212Spfg athlon_ivector_store_amdfam10): New define_insn_reservation. 98251212Spfg (athlon_idirect_loadmov, athlon_idirect_movstore): Added 99251212Spfg amdfam10. 100251212Spfg 101251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 102251212Spfg 103251212Spfg * config/i386/athlon.md (athlon_call_amdfam10, 104251212Spfg athlon_pop_amdfam10, athlon_lea_amdfam10): New 105251212Spfg define_insn_reservation. 106251212Spfg (athlon_branch, athlon_push, athlon_leave_k8, athlon_imul_k8, 107251212Spfg athlon_imul_k8_DI, athlon_imul_mem_k8, athlon_imul_mem_k8_DI, 108251212Spfg athlon_idiv, athlon_idiv_mem, athlon_str): Added amdfam10. 109251212Spfg 110251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 111251212Spfg 112251212Spfg * config/i386/athlon.md (athlon_sseld_amdfam10, 113251212Spfg athlon_mmxld_amdfam10, athlon_ssest_amdfam10, 114251212Spfg athlon_mmxssest_short_amdfam10): New define_insn_reservation. 115251212Spfg 116251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 117251212Spfg 118251212Spfg * config/i386/athlon.md (athlon_sseins_amdfam10): New 119251212Spfg define_insn_reservation. 120251212Spfg * config/i386/i386.md (sseins): Added sseins to define_attr type 121251212Spfg and define_attr unit. 122251212Spfg * config/i386/sse.md: Set type attribute to sseins for insertq 123251212Spfg and insertqi. 124251212Spfg 125251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 126251212Spfg 127251212Spfg * config/i386/athlon.md (sselog_load_amdfam10, sselog_amdfam10, 128251212Spfg ssecmpvector_load_amdfam10, ssecmpvector_amdfam10, 129251212Spfg ssecomi_load_amdfam10, ssecomi_amdfam10, 130251212Spfg sseaddvector_load_amdfam10, sseaddvector_amdfam10): New 131251212Spfg define_insn_reservation. 132251212Spfg (ssecmp_load_k8, ssecmp, sseadd_load_k8, seadd): Added amdfam10. 133251212Spfg 134251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 135251212Spfg 136251212Spfg * config/i386/athlon.md (cvtss2sd_load_amdfam10, 137251212Spfg cvtss2sd_amdfam10, cvtps2pd_load_amdfam10, cvtps2pd_amdfam10, 138251212Spfg cvtsi2sd_load_amdfam10, cvtsi2ss_load_amdfam10, 139251212Spfg cvtsi2sd_amdfam10, cvtsi2ss_amdfam10, cvtsd2ss_load_amdfam10, 140251212Spfg cvtsd2ss_amdfam10, cvtpd2ps_load_amdfam10, cvtpd2ps_amdfam10, 141251212Spfg cvtsX2si_load_amdfam10, cvtsX2si_amdfam10): New 142251212Spfg define_insn_reservation. 143251212Spfg 144251212Spfg * config/i386/sse.md (cvtsi2ss, cvtsi2ssq, cvtss2si, 145251212Spfg cvtss2siq, cvttss2si, cvttss2siq, cvtsi2sd, cvtsi2sdq, 146251212Spfg cvtsd2si, cvtsd2siq, cvttsd2si, cvttsd2siq, 147251212Spfg cvtpd2dq, cvttpd2dq, cvtsd2ss, cvtss2sd, 148251212Spfg cvtpd2ps, cvtps2pd): Added amdfam10_decode attribute. 149251212Spfg 150251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 151251212Spfg 152251212Spfg * config/i386/athlon.md (athlon_ssedivvector_amdfam10, 153251212Spfg athlon_ssedivvector_load_amdfam10, athlon_ssemulvector_amdfam10, 154251212Spfg athlon_ssemulvector_load_amdfam10): New define_insn_reservation. 155251212Spfg (athlon_ssediv, athlon_ssediv_load_k8, athlon_ssemul, 156251212Spfg athlon_ssemul_load_k8): Added amdfam10. 157251212Spfg 158251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 159251212Spfg 160251212Spfg * config/i386/i386.h (TARGET_SSE_UNALIGNED_MOVE_OPTIMAL): New macro. 161251212Spfg (x86_sse_unaligned_move_optimal): New variable. 162251212Spfg 163251212Spfg * config/i386/i386.c (x86_sse_unaligned_move_optimal): Enable for 164251212Spfg m_AMDFAM10. 165251212Spfg (ix86_expand_vector_move_misalign): Add code to generate movupd/movups 166251212Spfg for unaligned vector SSE double/single precision loads for AMDFAM10. 167251212Spfg 168251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 169251212Spfg 170251212Spfg * config/i386/i386.h (TARGET_AMDFAM10): New macro. 171251212Spfg (TARGET_CPU_CPP_BUILTINS): Add code for amdfam10. 172251212Spfg Define TARGET_CPU_DEFAULT_amdfam10. 173251212Spfg (TARGET_CPU_DEFAULT_NAMES): Add amdfam10. 174251212Spfg (processor_type): Add PROCESSOR_AMDFAM10. 175251212Spfg 176251212Spfg * config/i386/i386.md: Add amdfam10 as a new cpu attribute to match 177251212Spfg processor_type in config/i386/i386.h. 178251212Spfg Enable imul peepholes for TARGET_AMDFAM10. 179251212Spfg 180251212Spfg * config.gcc: Add support for --with-cpu option for amdfam10. 181251212Spfg 182251212Spfg * config/i386/i386.c (amdfam10_cost): New variable. 183251212Spfg (m_AMDFAM10): New macro. 184251212Spfg (m_ATHLON_K8_AMDFAM10): New macro. 185251212Spfg (x86_use_leave, x86_push_memory, x86_movx, x86_unroll_strlen, 186251212Spfg x86_cmove, x86_3dnow_a, x86_deep_branch, x86_use_simode_fiop, 187251212Spfg x86_promote_QImode, x86_integer_DFmode_moves, 188251212Spfg x86_partial_reg_dependency, x86_memory_mismatch_stall, 189251212Spfg x86_accumulate_outgoing_args, x86_arch_always_fancy_math_387, 190251212Spfg x86_sse_partial_reg_dependency, x86_sse_typeless_stores, 191251212Spfg x86_use_ffreep, x86_use_incdec, x86_four_jump_limit, 192251212Spfg x86_schedule, x86_use_bt, x86_cmpxchg16b, x86_pad_returns): 193251212Spfg Enable/disable for amdfam10. 194251212Spfg (override_options): Add amdfam10_cost to processor_target_table. 195251212Spfg Set up PROCESSOR_AMDFAM10 for amdfam10 entry in 196251212Spfg processor_alias_table. 197251212Spfg (ix86_issue_rate): Add PROCESSOR_AMDFAM10. 198251212Spfg (ix86_adjust_cost): Add code for amdfam10. 199251212Spfg 200251212Spfg2007-02-05 Harsha Jagasia <harsha.jagasia@amd.com> (r121625) 201251212Spfg 202251212Spfg * config/i386/i386.opt: Add new Advanced Bit Manipulation (-mabm) 203251212Spfg instruction set feature flag. Add new (-mpopcnt) flag for popcnt 204251212Spfg instruction. Add new SSE4A (-msse4a) instruction set feature flag. 205251212Spfg * config/i386/i386.h: Add builtin definition for SSE4A. 206251212Spfg * config/i386/i386.md: Add support for ABM instructions 207251212Spfg (popcnt and lzcnt). 208251212Spfg * config/i386/sse.md: Add support for SSE4A instructions 209251212Spfg (movntss, movntsd, extrq, insertq). 210251212Spfg * config/i386/i386.c: Add support for ABM and SSE4A builtins. 211251212Spfg Add -march=amdfam10 flag. 212251212Spfg * config/i386/ammintrin.h: Add support for SSE4A intrinsics. 213251212Spfg * doc/invoke.texi: Add documentation on flags for sse4a, abm, popcnt 214251212Spfg and amdfam10. 215251212Spfg * doc/extend.texi: Add documentation for SSE4A builtins. 216251212Spfg 217251212Spfg2007-01-24 Jakub Jelinek <jakub@redhat.com> (r121140) 218251212Spfg 219251212Spfg * config/i386/i386.h (x86_cmpxchg16b): Remove const. 220251212Spfg (TARGET_CMPXCHG16B): Define to x86_cmpxchg16b. 221251212Spfg * config/i386/i386.c (x86_cmpxchg16b): Remove const. 222251212Spfg (override_options): Add PTA_CX16 flag. Set x86_cmpxchg16b 223251212Spfg for CPUs that have PTA_CX16 set. 224251212Spfg 225221282Smm2007-01-17 Eric Christopher <echristo@apple.com> (r120846) 226221282Smm 227221282Smm * config.gcc: Support core2 processor. 228221282Smm 229221282Smm2006-12-02 H.J. Lu <hongjiu.lu@intel.com> (r119454 - partial) 230221282Smm 231221282Smm PR target/30040 232221282Smm * config/i386/driver-i386.c (bit_SSSE3): New. 233221282Smm 234251212Spfg2006-11-27 Uros Bizjak <ubizjak@gmail.com> (r119260) 235251212Spfg 236251212Spfg * config/i386/i386.c (x86_ext_80387_constants): Add m_K8, m_CORE2 237251212Spfg and m_GENERIC64. 238251212Spfg 239221282Smm2006-11-18 Vladimir Makarov <vmakarov@redhat.com> (r118973) 240221282Smm 241221282Smm * doc/invoke.texi (core2): Add item. 242221282Smm 243221282Smm * config/i386/i386.h (TARGET_CORE2, TARGET_CPU_DEFAULT_core2): New 244221282Smm macros. 245221282Smm (TARGET_CPU_CPP_BUILTINS): Add code for core2. 246221282Smm (TARGET_CPU_DEFAULT_generic): Change value. 247221282Smm (TARGET_CPU_DEFAULT_NAMES): Add core2. 248221282Smm (processor_type): Add new constant PROCESSOR_CORE2. 249221282Smm 250221282Smm * config/i386/i386.md (cpu): Add core2. 251221282Smm 252221282Smm * config/i386/i386.c (core2_cost): New initialized variable. 253221282Smm (m_CORE2): New macro. 254221282Smm (x86_use_leave, x86_push_memory, x86_movx, x86_unroll_strlen, 255221282Smm x86_deep_branch, x86_partial_reg_stall, x86_use_simode_fiop, 256221282Smm x86_use_cltd, x86_promote_QImode, x86_sub_esp_4, x86_sub_esp_8, 257221282Smm x86_add_esp_4, x86_add_esp_8, x86_integer_DFmode_moves, 258221282Smm x86_partial_reg_dependency, x86_memory_mismatch_stall, 259221282Smm x86_accumulate_outgoing_args, x86_prologue_using_move, 260221282Smm x86_epilogue_using_move, x86_arch_always_fancy_math_387, 261221282Smm x86_sse_partial_reg_dependency, x86_rep_movl_optimal, 262221282Smm x86_use_incdec, x86_four_jump_limit, x86_schedule, 263221282Smm x86_pad_returns): Add m_CORE2. 264221282Smm (override_options): Add entries for Core2. 265221282Smm (ix86_issue_rate): Add case for Core2. 266221282Smm 267221282Smm2006-10-27 Vladimir Makarov <vmakarov@redhat.com> (r118090) 268221282Smm 269221282Smm * config/i386/i386.h (TARGET_GEODE): 270221282Smm (TARGET_CPU_CPP_BUILTINS): Add code for geode. 271221282Smm (TARGET_CPU_DEFAULT_geode): New macro. 272221282Smm (TARGET_CPU_DEFAULT_k6, TARGET_CPU_DEFAULT_k6_2, 273221282Smm TARGET_CPU_DEFAULT_k6_3, TARGET_CPU_DEFAULT_athlon, 274221282Smm TARGET_CPU_DEFAULT_athlon_sse, TARGET_CPU_DEFAULT_k8, 275221282Smm TARGET_CPU_DEFAULT_pentium_m, TARGET_CPU_DEFAULT_prescott, 276221282Smm TARGET_CPU_DEFAULT_nocona, TARGET_CPU_DEFAULT_generic): Increase 277221282Smm the macro values. 278221282Smm (TARGET_CPU_DEFAULT_NAMES): Add geode. 279221282Smm (processor_type): Add PROCESSOR_GEODE. 280221282Smm 281221282Smm * config/i386/i386.md: Include geode.md. 282221282Smm (cpu): Add geode. 283221282Smm 284221282Smm * config/i386/i386.c (geode_cost): New initialized global 285221282Smm variable. 286221282Smm (m_GEODE, m_K6_GEODE): New macros. 287221282Smm (x86_use_leave, x86_push_memory, x86_deep_branch, x86_use_sahf, 288221282Smm x86_use_himode_fiop, x86_promote_QImode, x86_add_esp_4, 289221282Smm x86_add_esp_8, x86_rep_movl_optimal, x86_ext_80387_constants, 290221282Smm x86_schedule): Use m_K6_GEODE instead of m_K6. 291221282Smm (x86_movx, x86_cmove): Set up m_GEODE. 292221282Smm (x86_integer_DFmode_moves): Clear m_GEODE. 293221282Smm (processor_target_table): Add entry for geode. 294221282Smm (processor_alias_table): Ditto. 295221282Smm 296221282Smm * config/i386/geode.md: New file. 297221282Smm 298221282Smm * doc/invoke.texi: Add entry about geode processor. 299237021Spfg 300237406Spfg2006-10-24 Richard Guenther <rguenther@suse.de> (r118001) 301228756Spfg 302228756Spfg PR middle-end/28796 303228756Spfg * builtins.c (fold_builtin_classify): Use HONOR_INFINITIES 304228756Spfg and HONOR_NANS instead of MODE_HAS_INFINITIES and MODE_HAS_NANS 305228756Spfg for deciding optimizations in consistency with fold-const.c 306228756Spfg (fold_builtin_unordered_cmp): Likewise. 307228756Spfg 308221282Smm2006-10-22 H.J. Lu <hongjiu.lu@intel.com> (r117958) 309221282Smm 310221282Smm * config.gcc (i[34567]86-*-*): Add tmmintrin.h to extra_headers. 311221282Smm (x86_64-*-*): Likewise. 312221282Smm 313221282Smm * config/i386/i386.c (pta_flags): Add PTA_SSSE3. 314221282Smm (override_options): Check SSSE3. 315221282Smm (ix86_builtins): Add IX86_BUILTIN_PHADDW, IX86_BUILTIN_PHADDD, 316221282Smm IX86_BUILTIN_PHADDSW, IX86_BUILTIN_PHSUBW, IX86_BUILTIN_PHSUBD, 317221282Smm IX86_BUILTIN_PHSUBSW, IX86_BUILTIN_PMADDUBSW, 318221282Smm IX86_BUILTIN_PMULHRSW, IX86_BUILTIN_PSHUFB, 319221282Smm IX86_BUILTIN_PSIGNB, IX86_BUILTIN_PSIGNW, IX86_BUILTIN_PSIGND, 320221282Smm IX86_BUILTIN_PALIGNR, IX86_BUILTIN_PABSB, IX86_BUILTIN_PABSW, 321221282Smm IX86_BUILTIN_PABSD, IX86_BUILTIN_PHADDW128, 322221282Smm IX86_BUILTIN_PHADDD128, IX86_BUILTIN_PHADDSW128, 323221282Smm IX86_BUILTIN_PHSUBW128, IX86_BUILTIN_PHSUBD128, 324221282Smm IX86_BUILTIN_PHSUBSW128, IX86_BUILTIN_PMADDUBSW128, 325221282Smm IX86_BUILTIN_PMULHRSW128, IX86_BUILTIN_PSHUFB128, 326221282Smm IX86_BUILTIN_PSIGNB128, IX86_BUILTIN_PSIGNW128, 327221282Smm IX86_BUILTIN_PSIGND128, IX86_BUILTIN_PALIGNR128, 328221282Smm IX86_BUILTIN_PABSB128, IX86_BUILTIN_PABSW128 and 329221282Smm IX86_BUILTIN_PABSD128. 330221282Smm (bdesc_2arg): Add SSSE3. 331221282Smm (bdesc_1arg): Likewise. 332221282Smm (ix86_init_mmx_sse_builtins): Support SSSE3. 333221282Smm (ix86_expand_builtin): Likewise. 334221282Smm * config/i386/i386.h (TARGET_CPU_CPP_BUILTINS): Likewise. 335221282Smm 336221282Smm * config/i386/i386.md (UNSPEC_PSHUFB): New. 337221282Smm (UNSPEC_PSIGN): Likewise. 338221282Smm (UNSPEC_PALIGNR): Likewise. 339221282Smm Include mmx.md before sse.md. 340221282Smm 341221282Smm * config/i386/i386.opt: Add -mssse3. 342221282Smm 343221282Smm * config/i386/sse.md (ssse3_phaddwv8hi3): New pattern for SSSE3. 344221282Smm (ssse3_phaddwv4hi3): Likewise. 345221282Smm (ssse3_phadddv4si3): Likewise. 346221282Smm (ssse3_phadddv2si3): Likewise. 347221282Smm (ssse3_phaddswv8hi3): Likewise. 348221282Smm (ssse3_phaddswv4hi3): Likewise. 349221282Smm (ssse3_phsubwv8hi3): Likewise. 350221282Smm (ssse3_phsubwv4hi3): Likewise. 351221282Smm (ssse3_phsubdv4si3): Likewise. 352221282Smm (ssse3_phsubdv2si3): Likewise. 353221282Smm (ssse3_phsubswv8hi3): Likewise. 354221282Smm (ssse3_phsubswv4hi3): Likewise. 355221282Smm (ssse3_pmaddubswv8hi3): Likewise. 356221282Smm (ssse3_pmaddubswv4hi3): Likewise. 357221282Smm (ssse3_pmulhrswv8hi3): Likewise. 358221282Smm (ssse3_pmulhrswv4hi3): Likewise. 359221282Smm (ssse3_pshufbv16qi3): Likewise. 360221282Smm (ssse3_pshufbv8qi3): Likewise. 361221282Smm (ssse3_psign<mode>3): Likewise. 362221282Smm (ssse3_psign<mode>3): Likewise. 363221282Smm (ssse3_palignrti): Likewise. 364221282Smm (ssse3_palignrdi): Likewise. 365221282Smm (abs<mode>2): Likewise. 366221282Smm (abs<mode>2): Likewise. 367221282Smm 368221282Smm * config/i386/tmmintrin.h: New file. 369221282Smm 370221282Smm * doc/extend.texi: Document SSSE3 built-in functions. 371221282Smm 372221282Smm * doc/invoke.texi: Document -mssse3/-mno-ssse3 switches. 373233923Spfg 374251212Spfg2006-10-22 H.J. Lu <hongjiu.lu@intel.com> (r117959) 375250550Spfg 376250550Spfg * config/i386/tmmintrin.h: Remove the duplicated content. 377250550Spfg 378237406Spfg2006-10-21 Richard Guenther <rguenther@suse.de> (r117932) 379233923Spfg 380237406Spfg PR tree-optimization/3511 381237406Spfg * tree-ssa-pre.c (phi_translate): Fold CALL_EXPRs that 382237406Spfg got new invariant arguments during PHI translation. 383237406Spfg 384237406Spfg2006-10-21 Richard Guenther <rguenther@suse.de> (r117929) 385237406Spfg 386233923Spfg * builtins.c (fold_builtin_classify): Fix typo. 387233923Spfg 388