1198160Srrs/********************************************************************* 2198160Srrs * 3198160Srrs * Copyright 2003-2006 Raza Microelectronics, Inc. (RMI). All rights 4198160Srrs * reserved. 5198160Srrs * 6198160Srrs * Redistribution and use in source and binary forms, with or without 7198160Srrs * modification, are permitted provided that the following conditions 8198160Srrs * are met: 9198160Srrs * 10198160Srrs * 1. Redistributions of source code must retain the above copyright 11198160Srrs * notice, this list of conditions and the following disclaimer. 12198160Srrs * 2. Redistributions in binary form must reproduce the above copyright 13198160Srrs * notice, this list of conditions and the following disclaimer in 14198160Srrs * the documentation and/or other materials provided with the 15198160Srrs * distribution. 16198160Srrs * 17198160Srrs * THIS SOFTWARE IS PROVIDED BY Raza Microelectronics, Inc. ``AS IS'' AND 18198160Srrs * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 19198160Srrs * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 20198160Srrs * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL RMI OR CONTRIBUTORS BE LIABLE 21198160Srrs * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 22198160Srrs * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 23198160Srrs * SUBSTITUTE GOODS OR SERVICES, LOSS OF USE, DATA, OR PROFITS, OR BUSINESS 24198160Srrs * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 25198160Srrs * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 26198160Srrs * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 27198160Srrs * THE POSSIBILITY OF SUCH DAMAGE. 28198160Srrs * 29198160Srrs * *****************************RMI_2**********************************/ 30198160Srrs 31198160Srrs 32198160Srrs/* 33198160Srrs * This file defines the message ring configuration for XLS two core. It tries to allow 34198160Srrs * many different point-point communications between the message stations on the message ring 35198160Srrs * and as result is _not_ the best configuration for performance 36198160Srrs * 37198160Srrs * The message ring on phoenix family of processors connects the cpus, gmacs, xgmac/spi4, 38198160Srrs * security engine and the general purpose DMA engines. It provides a high bandwidth, 39198160Srrs * low latency communication links. On traditional processors, this communication goes through 40198160Srrs * which inherently does not scale very well with increasing number of cpus. 41198160Srrs * 42198160Srrs * Message ring has an in-built flow control mechanism. Every agent/station on the ring has to 43198160Srrs * have software configured credits to send messages to any agent. Every receiving agent on the 44198160Srrs * ring has a 256 entry FIFO that can divided into "buckets". All addressing on the ring is 45198160Srrs * in terms of buckets. There are a total 128 buckets on the ring. The total number of credits 46198160Srrs * across all sending agents should not exceed the bucket size. 47198160Srrs * 48198160Srrs * Below are the receiving agents and the max number of buckets they can have 49198160Srrs * CPU 0 : 8 buckets 50198160Srrs * CPU 1 : 8 buckets 51198160Srrs * 52198160Srrs * GMAC : 8 buckets 53198160Srrs * 54198160Srrs * SEC : 8 buckets 55198160Srrs * 56198160Srrs * DMA : 8 buckets 57198160Srrs * 58198160Srrs * CMP : Currently disabled. 59198160Srrs * 60198160Srrs * The bucket size of a bucket should be aligned to the bucket's starting index in that 61198160Srrs * receiving station's FIFO. For example, if sizes of bucket0 and bucket1 of a station 62198160Srrs * are 32 and 32, bucket2's size has to be 64. bucket size 0 is valid. 63198160Srrs * 64198160Srrs * The format of the file is pretty straight forward. Each bucket definition has the size 65198160Srrs * and the list of sending agents to that bucket with the number of credits to send. 66198160Srrs * 67198160Srrs * Undefined buckets have a size of 0 and Tx stations have 0 credits to send to that bucket. 68198160Srrs * 69198160Srrs * Following are the currently supported bucket names 70198160Srrs * cpu_0_0 71198160Srrs * cpu_0_1 72198160Srrs * cpu_0_2 73198160Srrs * cpu_0_3 74198160Srrs * cpu_0_4 75198160Srrs * cpu_0_5 76198160Srrs * cpu_0_6 77198160Srrs * cpu_0_7 78198160Srrs * 79198160Srrs * cpu_1_0 80198160Srrs * cpu_1_1 81198160Srrs * cpu_1_2 82198160Srrs * cpu_1_3 83198160Srrs * cpu_1_4 84198160Srrs * cpu_1_5 85198160Srrs * cpu_1_6 86198160Srrs * cpu_1_7 87198160Srrs * 88198160Srrs * enabled only for xls-b0 89198160Srrs * cpu_2_0 90198160Srrs * cpu_2_1 91198160Srrs * cpu_2_2 92198160Srrs * cpu_2_3 93198160Srrs * cpu_2_4 94198160Srrs * cpu_2_5 95198160Srrs * cpu_2_6 96198160Srrs * cpu_2_7 97198160Srrs * 98198160Srrs * enabled only for xls-b0 99198160Srrs * cpu_3_0 100198160Srrs * cpu_3_1 101198160Srrs * cpu_3_2 102198160Srrs * cpu_3_3 103198160Srrs * cpu_3_4 104198160Srrs * cpu_3_5 105198160Srrs * cpu_3_6 106198160Srrs * cpu_3_7 107198160Srrs * 108198160Srrs * gmac0_rfr 109198160Srrs * gmac0_tx_0 110198160Srrs * gmac0_tx_1 111198160Srrs * gmac0_tx_2 112198160Srrs * gmac0_tx_3 113198160Srrs * 114198160Srrs * gmac1_rfr 115198160Srrs * gmac1_tx_0 116198160Srrs * gmac1_tx_1 117198160Srrs * gmac1_tx_2 118198160Srrs * gmac1_tx_3 119198160Srrs * 120198160Srrs * sec_pipe_0 121198160Srrs * sec_rsa 122198160Srrs * 123198160Srrs * Following are the currently supported Tx Agent/Station names 124198160Srrs * 125198160Srrs * tx_stn_cpu_0 126198160Srrs * tx_stn_cpu_1 127198160Srrs * 128198160Srrs * tx_stn_gmac0 129198160Srrs * tx_stn_gmac1 130198160Srrs * 131198160Srrs * tx_stn_dma 132198160Srrs * 133198160Srrs * tx_stn_sec 134198160Srrs * 135198160Srrs * 136198160Srrs */ 137198160Srrs 138198160Srrs/*************************************************************/ 139198160Srrs// CPU_0 Message Station 140198160Srrs 141198160Srrsbucket "cpu_0_0" { 142198160Srrs size 32; 143198160Srrs "tx_stn_gmac0" 8; 144198160Srrs "tx_stn_gmac1" 8; 145198160Srrs "tx_stn_sec" 6; 146198160Srrs "tx_stn_dma" 4; 147198160Srrs "tx_stn_cmp" 4; 148198160Srrs "tx_stn_cpu_0" 1; 149198160Srrs "tx_stn_cpu_1" 1; /* NEEDED BY RMIOS IPSEC */ 150198160Srrs} 151198160Srrsbucket "cpu_0_1" { 152198160Srrs size 32; 153198160Srrs "tx_stn_gmac0" 8; 154198160Srrs "tx_stn_gmac1" 8; 155198160Srrs "tx_stn_sec" 8; 156198160Srrs "tx_stn_dma" 4; 157198160Srrs "tx_stn_cmp" 4; 158198160Srrs} 159198160Srrsbucket "cpu_0_2" { 160198160Srrs size 32; 161198160Srrs "tx_stn_gmac0" 8; 162198160Srrs "tx_stn_gmac1" 8; 163198160Srrs "tx_stn_sec" 8; 164198160Srrs "tx_stn_dma" 4; 165198160Srrs "tx_stn_cmp" 4; 166198160Srrs} 167198160Srrsbucket "cpu_0_3" { 168198160Srrs size 32; 169198160Srrs "tx_stn_gmac0" 8; 170198160Srrs "tx_stn_gmac1" 8; 171198160Srrs "tx_stn_sec" 8; 172198160Srrs "tx_stn_dma" 4; 173198160Srrs "tx_stn_cmp" 4; 174198160Srrs} 175198160Srrsbucket "cpu_0_4" { 176198160Srrs size 32; 177198160Srrs "tx_stn_gmac0" 8; 178198160Srrs "tx_stn_gmac1" 8; 179198160Srrs "tx_stn_dma" 4; 180198160Srrs "tx_stn_cmp" 4; 181198160Srrs} 182198160Srrsbucket "cpu_0_5" { 183198160Srrs size 32; 184198160Srrs "tx_stn_gmac0" 8; 185198160Srrs "tx_stn_gmac1" 8; 186198160Srrs "tx_stn_dma" 4; 187198160Srrs "tx_stn_cmp" 4; 188198160Srrs} 189198160Srrsbucket "cpu_0_6" { 190198160Srrs size 32; 191198160Srrs "tx_stn_gmac0" 8; 192198160Srrs "tx_stn_gmac1" 8; 193198160Srrs "tx_stn_dma" 4; 194198160Srrs "tx_stn_cmp" 4; 195198160Srrs} 196198160Srrsbucket "cpu_0_7" { 197198160Srrs size 32; 198198160Srrs "tx_stn_gmac0" 8; 199198160Srrs "tx_stn_gmac1" 8; 200198160Srrs "tx_stn_dma" 4; 201198160Srrs "tx_stn_cmp" 4; 202198160Srrs} 203198160Srrs 204198160Srrs/*************************************************************/ 205198160Srrs// CPU_1 Message Station 206198160Srrs 207198160Srrsbucket "cpu_1_0" { 208198160Srrs size 32; 209198160Srrs "tx_stn_gmac0" 8; 210198160Srrs "tx_stn_gmac1" 8; 211198160Srrs "tx_stn_sec" 8; 212198160Srrs "tx_stn_dma" 4; 213198160Srrs "tx_stn_cmp" 4; 214198160Srrs} 215198160Srrsbucket "cpu_1_1" { 216198160Srrs size 32; 217198160Srrs "tx_stn_gmac0" 8; 218198160Srrs "tx_stn_gmac1" 8; 219198160Srrs "tx_stn_sec" 8; 220198160Srrs "tx_stn_dma" 4; 221198160Srrs "tx_stn_cmp" 4; 222198160Srrs} 223198160Srrsbucket "cpu_1_2" { 224198160Srrs size 32; 225198160Srrs "tx_stn_gmac0" 8; 226198160Srrs "tx_stn_gmac1" 8; 227198160Srrs "tx_stn_sec" 8; 228198160Srrs "tx_stn_dma" 4; 229198160Srrs "tx_stn_cmp" 4; 230198160Srrs} 231198160Srrsbucket "cpu_1_3" { 232198160Srrs size 32; 233198160Srrs "tx_stn_gmac0" 8; 234198160Srrs "tx_stn_gmac1" 8; 235198160Srrs "tx_stn_sec" 4; 236198160Srrs "tx_stn_cpu_0" 8; /* NEEDED BY RMIOS IPSEC */ 237198160Srrs "tx_stn_dma" 2; 238198160Srrs "tx_stn_cmp" 2; 239198160Srrs} 240198160Srrsbucket "cpu_1_4" { 241198160Srrs size 32; 242198160Srrs "tx_stn_gmac0" 8; 243198160Srrs "tx_stn_gmac1" 8; 244198160Srrs "tx_stn_dma" 4; 245198160Srrs "tx_stn_cmp" 4; 246198160Srrs} 247198160Srrsbucket "cpu_1_5" { 248198160Srrs size 32; 249198160Srrs "tx_stn_gmac0" 8; 250198160Srrs "tx_stn_gmac1" 8; 251198160Srrs "tx_stn_dma" 4; 252198160Srrs "tx_stn_cmp" 4; 253198160Srrs} 254198160Srrsbucket "cpu_1_6" { 255198160Srrs size 32; 256198160Srrs "tx_stn_gmac0" 8; 257198160Srrs "tx_stn_gmac1" 8; 258198160Srrs "tx_stn_dma" 4; 259198160Srrs "tx_stn_cmp" 4; 260198160Srrs} 261198160Srrsbucket "cpu_1_7" { 262198160Srrs size 32; 263198160Srrs "tx_stn_gmac0" 8; 264198160Srrs "tx_stn_gmac1" 8; 265198160Srrs "tx_stn_dma" 4; 266198160Srrs "tx_stn_cmp" 4; 267198160Srrs} 268198160Srrs 269198160Srrs/*************************************************************/ 270198160Srrs// CPU_2 Message Station 271198160Srrs 272198160Srrsbucket "cpu_2_0" { 273198160Srrs size 32; 274198160Srrs "tx_stn_gmac0" 8; 275198160Srrs "tx_stn_gmac1" 8; 276198160Srrs "tx_stn_sec" 8; 277198160Srrs "tx_stn_dma" 4; 278198160Srrs "tx_stn_cmp" 4; 279198160Srrs} 280198160Srrsbucket "cpu_2_1" { 281198160Srrs size 32; 282198160Srrs "tx_stn_gmac0" 8; 283198160Srrs "tx_stn_gmac1" 8; 284198160Srrs "tx_stn_sec" 8; 285198160Srrs "tx_stn_dma" 4; 286198160Srrs "tx_stn_cmp" 4; 287198160Srrs} 288198160Srrsbucket "cpu_2_2" { 289198160Srrs size 32; 290198160Srrs "tx_stn_gmac0" 8; 291198160Srrs "tx_stn_gmac1" 8; 292198160Srrs "tx_stn_sec" 8; 293198160Srrs "tx_stn_dma" 4; 294198160Srrs "tx_stn_cmp" 4; 295198160Srrs} 296198160Srrsbucket "cpu_2_3" { 297198160Srrs size 32; 298198160Srrs "tx_stn_gmac0" 8; 299198160Srrs "tx_stn_gmac1" 8; 300198160Srrs "tx_stn_sec" 4; 301198160Srrs "tx_stn_cpu_0" 8; /* NEEDED BY RMIOS IPSEC */ 302198160Srrs "tx_stn_dma" 2; 303198160Srrs "tx_stn_cmp" 2; 304198160Srrs} 305198160Srrsbucket "cpu_2_4" { 306198160Srrs size 32; 307198160Srrs "tx_stn_gmac0" 8; 308198160Srrs "tx_stn_gmac1" 8; 309198160Srrs "tx_stn_dma" 4; 310198160Srrs "tx_stn_cmp" 4; 311198160Srrs} 312198160Srrsbucket "cpu_2_5" { 313198160Srrs size 32; 314198160Srrs "tx_stn_gmac0" 8; 315198160Srrs "tx_stn_gmac1" 8; 316198160Srrs "tx_stn_dma" 4; 317198160Srrs "tx_stn_cmp" 4; 318198160Srrs} 319198160Srrsbucket "cpu_2_6" { 320198160Srrs size 32; 321198160Srrs "tx_stn_gmac0" 8; 322198160Srrs "tx_stn_gmac1" 8; 323198160Srrs "tx_stn_dma" 4; 324198160Srrs "tx_stn_cmp" 4; 325198160Srrs} 326198160Srrsbucket "cpu_2_7" { 327198160Srrs size 32; 328198160Srrs "tx_stn_gmac0" 8; 329198160Srrs "tx_stn_gmac1" 8; 330198160Srrs "tx_stn_dma" 4; 331198160Srrs "tx_stn_cmp" 4; 332198160Srrs} 333198160Srrs 334198160Srrs 335198160Srrs/*************************************************************/ 336198160Srrs// CPU_3 Message Station 337198160Srrsbucket "cpu_3_0" { 338198160Srrs size 32; 339198160Srrs "tx_stn_gmac0" 8; 340198160Srrs "tx_stn_gmac1" 8; 341198160Srrs "tx_stn_sec" 8; 342198160Srrs "tx_stn_dma" 4; 343198160Srrs "tx_stn_cmp" 4; 344198160Srrs} 345198160Srrsbucket "cpu_3_1" { 346198160Srrs size 32; 347198160Srrs "tx_stn_gmac0" 8; 348198160Srrs "tx_stn_gmac1" 8; 349198160Srrs "tx_stn_sec" 8; 350198160Srrs "tx_stn_dma" 4; 351198160Srrs "tx_stn_cmp" 4; 352198160Srrs} 353198160Srrsbucket "cpu_3_2" { 354198160Srrs size 32; 355198160Srrs "tx_stn_gmac0" 8; 356198160Srrs "tx_stn_gmac1" 8; 357198160Srrs "tx_stn_sec" 8; 358198160Srrs "tx_stn_dma" 4; 359198160Srrs "tx_stn_cmp" 4; 360198160Srrs} 361198160Srrsbucket "cpu_3_3" { 362198160Srrs size 32; 363198160Srrs "tx_stn_gmac0" 8; 364198160Srrs "tx_stn_gmac1" 8; 365198160Srrs "tx_stn_sec" 4; 366198160Srrs "tx_stn_cpu_0" 8; /* NEEDED BY RMIOS IPSEC */ 367198160Srrs "tx_stn_dma" 2; 368198160Srrs "tx_stn_cmp" 2; 369198160Srrs} 370198160Srrsbucket "cpu_3_4" { 371198160Srrs size 32; 372198160Srrs "tx_stn_gmac0" 8; 373198160Srrs "tx_stn_gmac1" 8; 374198160Srrs "tx_stn_dma" 4; 375198160Srrs "tx_stn_cmp" 4; 376198160Srrs} 377198160Srrsbucket "cpu_3_5" { 378198160Srrs size 32; 379198160Srrs "tx_stn_gmac0" 8; 380198160Srrs "tx_stn_gmac1" 8; 381198160Srrs "tx_stn_dma" 4; 382198160Srrs "tx_stn_cmp" 4; 383198160Srrs} 384198160Srrsbucket "cpu_3_6" { 385198160Srrs size 32; 386198160Srrs "tx_stn_gmac0" 8; 387198160Srrs "tx_stn_gmac1" 8; 388198160Srrs "tx_stn_dma" 4; 389198160Srrs "tx_stn_cmp" 4; 390198160Srrs} 391198160Srrsbucket "cpu_3_7" { 392198160Srrs size 32; 393198160Srrs "tx_stn_gmac0" 8; 394198160Srrs "tx_stn_gmac1" 8; 395198160Srrs "tx_stn_dma" 4; 396198160Srrs "tx_stn_cmp" 4; 397198160Srrs} 398198160Srrs 399198160Srrs/*************************************************************/ 400198160Srrs 401198160Srrs// GMAC Message Station 402198160Srrs 403198160Srrsbucket "gmac0_rfr" { 404198160Srrs size 32; 405198160Srrs "tx_stn_cpu_0" 4; 406198160Srrs "tx_stn_cpu_1" 4; 407198160Srrs "tx_stn_cpu_2" 4; 408198160Srrs "tx_stn_cpu_3" 4; 409198160Srrs "tx_stn_gmac0" 8; 410198160Srrs "tx_stn_gmac1" 8; 411198160Srrs} 412198160Srrs 413198160Srrsbucket "gmac0_tx_0" { 414198160Srrs size 32; 415198160Srrs "tx_stn_cpu_0" 8; 416198160Srrs "tx_stn_cpu_1" 8; 417198160Srrs "tx_stn_cpu_2" 8; 418198160Srrs "tx_stn_cpu_3" 8; 419198160Srrs} 420198160Srrs 421198160Srrsbucket "gmac0_tx_1" { 422198160Srrs size 32; 423198160Srrs "tx_stn_cpu_0" 8; 424198160Srrs "tx_stn_cpu_1" 8; 425198160Srrs "tx_stn_cpu_2" 8; 426198160Srrs "tx_stn_cpu_3" 8; 427198160Srrs} 428198160Srrs 429198160Srrsbucket "gmac0_tx_2" { 430198160Srrs size 32; 431198160Srrs "tx_stn_cpu_0" 8; 432198160Srrs "tx_stn_cpu_1" 8; 433198160Srrs "tx_stn_cpu_2" 8; 434198160Srrs "tx_stn_cpu_3" 8; 435198160Srrs} 436198160Srrs 437198160Srrsbucket "gmac0_tx_3" { 438198160Srrs size 32; 439198160Srrs "tx_stn_cpu_0" 8; 440198160Srrs "tx_stn_cpu_1" 8; 441198160Srrs "tx_stn_cpu_2" 8; 442198160Srrs "tx_stn_cpu_3" 8; 443198160Srrs} 444198160Srrs 445198160Srrsbucket "gmac1_rfr" { 446198160Srrs size 32; 447198160Srrs "tx_stn_cpu_0" 4; 448198160Srrs "tx_stn_cpu_1" 4; 449198160Srrs "tx_stn_cpu_2" 4; 450198160Srrs "tx_stn_cpu_3" 4; 451198160Srrs "tx_stn_gmac0" 8; 452198160Srrs "tx_stn_gmac1" 8; 453198160Srrs} 454198160Srrs 455198160Srrsbucket "gmac1_tx_0" { 456198160Srrs size 32; 457198160Srrs "tx_stn_cpu_0" 8; 458198160Srrs "tx_stn_cpu_1" 8; 459198160Srrs "tx_stn_cpu_2" 8; 460198160Srrs "tx_stn_cpu_3" 8; 461198160Srrs} 462198160Srrs 463198160Srrsbucket "gmac1_tx_1" { 464198160Srrs size 32; 465198160Srrs "tx_stn_cpu_0" 8; 466198160Srrs "tx_stn_cpu_1" 8; 467198160Srrs "tx_stn_cpu_2" 8; 468198160Srrs "tx_stn_cpu_3" 8; 469198160Srrs} 470198160Srrs 471198160Srrsbucket "gmac1_tx_2" { 472198160Srrs size 32; 473198160Srrs "tx_stn_cpu_0" 8; 474198160Srrs "tx_stn_cpu_1" 8; 475198160Srrs "tx_stn_cpu_2" 8; 476198160Srrs "tx_stn_cpu_3" 8; 477198160Srrs} 478198160Srrs 479198160Srrsbucket "gmac1_tx_3" { 480198160Srrs size 32; 481198160Srrs "tx_stn_cpu_0" 8; 482198160Srrs "tx_stn_cpu_1" 8; 483198160Srrs "tx_stn_cpu_2" 8; 484198160Srrs "tx_stn_cpu_3" 8; 485198160Srrs} 486198160Srrs 487198160Srrs/*************************************************************/ 488198160Srrs// Security Message Station 489198160Srrs 490198160Srrsbucket "sec_pipe_0" { 491198160Srrs size 128; 492198160Srrs "tx_stn_cpu_0" 32; 493198160Srrs "tx_stn_cpu_1" 32; 494198160Srrs "tx_stn_cpu_2" 32; 495198160Srrs "tx_stn_cpu_3" 32; 496198160Srrs} 497198160Srrs 498198160Srrsbucket "sec_rsa_ecc" { 499198160Srrs size 128; 500198160Srrs "tx_stn_cpu_0" 32; 501198160Srrs "tx_stn_cpu_1" 32; 502198160Srrs "tx_stn_cpu_2" 32; 503198160Srrs "tx_stn_cpu_3" 32; 504198160Srrs} 505198160Srrs 506198160Srrsbucket "dma_rsvd_0" { 507198160Srrs size 64; 508198160Srrs "tx_stn_cpu_0" 16; 509198160Srrs "tx_stn_cpu_1" 16; 510198160Srrs "tx_stn_cpu_2" 16; 511198160Srrs "tx_stn_cpu_3" 16; 512198160Srrs} 513198160Srrsbucket "dma_rsvd_1" { 514198160Srrs size 64; 515198160Srrs "tx_stn_cpu_0" 16; 516198160Srrs "tx_stn_cpu_1" 16; 517198160Srrs "tx_stn_cpu_2" 16; 518198160Srrs "tx_stn_cpu_3" 16; 519198160Srrs} 520198160Srrs 521198160Srrsbucket "dma_rsvd_2" { 522198160Srrs size 64; 523198160Srrs "tx_stn_cpu_0" 16; 524198160Srrs "tx_stn_cpu_1" 16; 525198160Srrs "tx_stn_cpu_2" 16; 526198160Srrs "tx_stn_cpu_3" 16; 527198160Srrs} 528198160Srrs 529198160Srrsbucket "dma_rsvd_3" { 530198160Srrs size 64; 531198160Srrs "tx_stn_cpu_0" 16; 532198160Srrs "tx_stn_cpu_1" 16; 533198160Srrs "tx_stn_cpu_2" 16; 534198160Srrs "tx_stn_cpu_3" 16; 535198160Srrs} 536198160Srrs 537198160Srrs/*************************************************************/ 538198160Srrs// Compression Message Station 539198160Srrs 540198160Srrsbucket "cmp_0" { 541198160Srrs size 32; 542198160Srrs "tx_stn_cpu_0" 16; 543198160Srrs "tx_stn_cpu_1" 16; 544198160Srrs} 545198160Srrs 546198160Srrsbucket "cmp_1" { 547198160Srrs size 32; 548198160Srrs "tx_stn_cpu_0" 16; 549198160Srrs "tx_stn_cpu_1" 16; 550198160Srrs} 551198160Srrs 552198160Srrsbucket "cmp_2" { 553198160Srrs size 32; 554198160Srrs "tx_stn_cpu_0" 16; 555198160Srrs "tx_stn_cpu_1" 16; 556198160Srrs} 557198160Srrs 558198160Srrsbucket "cmp_3" { 559198160Srrs size 32; 560198160Srrs "tx_stn_cpu_0" 16; 561198160Srrs "tx_stn_cpu_1" 16; 562198160Srrs} 563198160Srrs 564