1185377Ssam/* 2187831Ssam * Copyright (c) 2002-2009 Sam Leffler, Errno Consulting 3185377Ssam * Copyright (c) 2002-2008 Atheros Communications, Inc. 4185377Ssam * 5185377Ssam * Permission to use, copy, modify, and/or distribute this software for any 6185377Ssam * purpose with or without fee is hereby granted, provided that the above 7185377Ssam * copyright notice and this permission notice appear in all copies. 8185377Ssam * 9185377Ssam * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES 10185377Ssam * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF 11185377Ssam * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR 12185377Ssam * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES 13185377Ssam * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN 14185377Ssam * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF 15185377Ssam * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. 16185377Ssam * 17187611Ssam * $FreeBSD$ 18185377Ssam */ 19185377Ssam#include "opt_ah.h" 20185377Ssam 21185377Ssam#include "ah.h" 22185377Ssam#include "ah_internal.h" 23185377Ssam#include "ah_devid.h" 24185377Ssam 25185377Ssam#include "ah_eeprom_v14.h" 26185377Ssam 27185377Ssam#include "ar5416/ar5416.h" 28185377Ssam#include "ar5416/ar5416reg.h" 29185377Ssam#include "ar5416/ar5416phy.h" 30185377Ssam 31185377Ssam/* Eeprom versioning macros. Returns true if the version is equal or newer than the ver specified */ 32185377Ssam#define EEP_MINOR(_ah) \ 33185377Ssam (AH_PRIVATE(_ah)->ah_eeversion & AR5416_EEP_VER_MINOR_MASK) 34185377Ssam#define IS_EEP_MINOR_V2(_ah) (EEP_MINOR(_ah) >= AR5416_EEP_MINOR_VER_2) 35185377Ssam#define IS_EEP_MINOR_V3(_ah) (EEP_MINOR(_ah) >= AR5416_EEP_MINOR_VER_3) 36185377Ssam 37185377Ssam/* Additional Time delay to wait after activiting the Base band */ 38185377Ssam#define BASE_ACTIVATE_DELAY 100 /* 100 usec */ 39185377Ssam#define PLL_SETTLE_DELAY 300 /* 300 usec */ 40185377Ssam#define RTC_PLL_SETTLE_DELAY 1000 /* 1 ms */ 41185377Ssam 42185377Ssamstatic void ar5416InitDMA(struct ath_hal *ah); 43187831Ssamstatic void ar5416InitBB(struct ath_hal *ah, const struct ieee80211_channel *); 44185377Ssamstatic void ar5416InitIMR(struct ath_hal *ah, HAL_OPMODE opmode); 45185377Ssamstatic void ar5416InitQoS(struct ath_hal *ah); 46185377Ssamstatic void ar5416InitUserSettings(struct ath_hal *ah); 47219218Sadrianstatic void ar5416OverrideIni(struct ath_hal *ah, const struct ieee80211_channel *); 48185377Ssam 49185377Ssam#if 0 50187831Ssamstatic HAL_BOOL ar5416ChannelChange(struct ath_hal *, const struct ieee80211_channel *); 51185377Ssam#endif 52187831Ssamstatic void ar5416SetDeltaSlope(struct ath_hal *, const struct ieee80211_channel *); 53185377Ssam 54185377Ssamstatic HAL_BOOL ar5416SetResetPowerOn(struct ath_hal *ah); 55185377Ssamstatic HAL_BOOL ar5416SetReset(struct ath_hal *ah, int type); 56185377Ssamstatic HAL_BOOL ar5416SetPowerPerRateTable(struct ath_hal *ah, 57185377Ssam struct ar5416eeprom *pEepData, 58187831Ssam const struct ieee80211_channel *chan, int16_t *ratesArray, 59185377Ssam uint16_t cfgCtl, uint16_t AntennaReduction, 60185377Ssam uint16_t twiceMaxRegulatoryPower, 61185377Ssam uint16_t powerLimit); 62187831Ssamstatic void ar5416Set11nRegs(struct ath_hal *ah, const struct ieee80211_channel *chan); 63220738Sadrianstatic void ar5416MarkPhyInactive(struct ath_hal *ah); 64240447Sadrianstatic void ar5416SetIFSTiming(struct ath_hal *ah, 65240447Sadrian const struct ieee80211_channel *chan); 66185377Ssam 67185377Ssam/* 68185377Ssam * Places the device in and out of reset and then places sane 69185377Ssam * values in the registers based on EEPROM config, initialization 70185377Ssam * vectors (as determined by the mode), and station configuration 71185377Ssam * 72185377Ssam * bChannelChange is used to preserve DMA/PCU registers across 73185377Ssam * a HW Reset during channel change. 74185377Ssam */ 75185377SsamHAL_BOOL 76185377Ssamar5416Reset(struct ath_hal *ah, HAL_OPMODE opmode, 77187831Ssam struct ieee80211_channel *chan, 78187831Ssam HAL_BOOL bChannelChange, HAL_STATUS *status) 79185377Ssam{ 80185377Ssam#define N(a) (sizeof (a) / sizeof (a[0])) 81185377Ssam#define FAIL(_code) do { ecode = _code; goto bad; } while (0) 82185377Ssam struct ath_hal_5212 *ahp = AH5212(ah); 83185377Ssam HAL_CHANNEL_INTERNAL *ichan; 84185377Ssam uint32_t saveDefAntenna, saveLedState; 85185377Ssam uint32_t macStaId1; 86185377Ssam uint16_t rfXpdGain[2]; 87185377Ssam HAL_STATUS ecode; 88185377Ssam uint32_t powerVal, rssiThrReg; 89185377Ssam uint32_t ackTpcPow, ctsTpcPow, chirpTpcPow; 90189747Ssam int i; 91219419Sadrian uint64_t tsf = 0; 92185377Ssam 93185377Ssam OS_MARK(ah, AH_MARK_RESET, bChannelChange); 94185377Ssam 95185377Ssam /* Bring out of sleep mode */ 96185377Ssam if (!ar5416SetPowerMode(ah, HAL_PM_AWAKE, AH_TRUE)) { 97185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, "%s: chip did not wakeup\n", 98185377Ssam __func__); 99195135Sphk FAIL(HAL_EIO); 100185377Ssam } 101185377Ssam 102185377Ssam /* 103185377Ssam * Map public channel to private. 104185377Ssam */ 105185377Ssam ichan = ath_hal_checkchannel(ah, chan); 106187831Ssam if (ichan == AH_NULL) 107185377Ssam FAIL(HAL_EINVAL); 108185377Ssam switch (opmode) { 109185377Ssam case HAL_M_STA: 110185377Ssam case HAL_M_IBSS: 111185377Ssam case HAL_M_HOSTAP: 112185377Ssam case HAL_M_MONITOR: 113185377Ssam break; 114185377Ssam default: 115185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, "%s: invalid operating mode %u\n", 116185377Ssam __func__, opmode); 117185377Ssam FAIL(HAL_EINVAL); 118185377Ssam break; 119185377Ssam } 120185377Ssam HALASSERT(AH_PRIVATE(ah)->ah_eeversion >= AR_EEPROM_VER14_1); 121185377Ssam 122234774Sadrian /* Blank the channel survey statistics */ 123234774Sadrian OS_MEMZERO(&ahp->ah_chansurvey, sizeof(ahp->ah_chansurvey)); 124234774Sadrian 125185377Ssam /* XXX Turn on fast channel change for 5416 */ 126185377Ssam /* 127185377Ssam * Preserve the bmiss rssi threshold and count threshold 128185377Ssam * across resets 129185377Ssam */ 130185377Ssam rssiThrReg = OS_REG_READ(ah, AR_RSSI_THR); 131185377Ssam /* If reg is zero, first time thru set to default val */ 132185377Ssam if (rssiThrReg == 0) 133185377Ssam rssiThrReg = INIT_RSSI_THR; 134185377Ssam 135185377Ssam /* 136185377Ssam * Preserve the antenna on a channel change 137185377Ssam */ 138185377Ssam saveDefAntenna = OS_REG_READ(ah, AR_DEF_ANTENNA); 139251340Sadrian 140251340Sadrian /* 141251340Sadrian * Don't do this for the AR9285 - it breaks RX for single 142251340Sadrian * antenna designs when diversity is disabled. 143251340Sadrian * 144251340Sadrian * I'm not sure what this was working around; it may be 145251340Sadrian * something to do with the AR5416. Certainly this register 146251340Sadrian * isn't supposed to be used by the MIMO chips for anything 147251340Sadrian * except for defining the default antenna when an external 148251340Sadrian * phase array / smart antenna is connected. 149251340Sadrian * 150251340Sadrian * See PR: kern/179269 . 151251340Sadrian */ 152251340Sadrian if ((! AR_SREV_KITE(ah)) && saveDefAntenna == 0) /* XXX magic constants */ 153185377Ssam saveDefAntenna = 1; 154185377Ssam 155185377Ssam /* Save hardware flag before chip reset clears the register */ 156185377Ssam macStaId1 = OS_REG_READ(ah, AR_STA_ID1) & 157185377Ssam (AR_STA_ID1_BASE_RATE_11B | AR_STA_ID1_USE_DEFANT); 158185377Ssam 159185377Ssam /* Save led state from pci config register */ 160185377Ssam saveLedState = OS_REG_READ(ah, AR_MAC_LED) & 161185377Ssam (AR_MAC_LED_ASSOC | AR_MAC_LED_MODE | 162185377Ssam AR_MAC_LED_BLINK_THRESH_SEL | AR_MAC_LED_BLINK_SLOW); 163185377Ssam 164219419Sadrian /* For chips on which the RTC reset is done, save TSF before it gets cleared */ 165221163Sadrian if (AR_SREV_HOWL(ah) || 166227375Sadrian (AR_SREV_MERLIN(ah) && 167227375Sadrian ath_hal_eepromGetFlag(ah, AR_EEP_OL_PWRCTRL)) || 168227375Sadrian (ah->ah_config.ah_force_full_reset)) 169225444Sadrian tsf = ar5416GetTsf64(ah); 170219419Sadrian 171220738Sadrian /* Mark PHY as inactive; marked active in ar5416InitBB() */ 172220738Sadrian ar5416MarkPhyInactive(ah); 173220738Sadrian 174185377Ssam if (!ar5416ChipReset(ah, chan)) { 175185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, "%s: chip reset failed\n", __func__); 176185377Ssam FAIL(HAL_EIO); 177185377Ssam } 178185377Ssam 179219419Sadrian /* Restore TSF */ 180219419Sadrian if (tsf) 181225444Sadrian ar5416SetTsf64(ah, tsf); 182219419Sadrian 183185377Ssam OS_MARK(ah, AH_MARK_RESET_LINE, __LINE__); 184208711Srpaulo if (AR_SREV_MERLIN_10_OR_LATER(ah)) 185208711Srpaulo OS_REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, AR_GPIO_JTAG_DISABLE); 186185377Ssam 187189747Ssam AH5416(ah)->ah_writeIni(ah, chan); 188185377Ssam 189222301Sadrian if(AR_SREV_KIWI_13_OR_LATER(ah) ) { 190222301Sadrian /* Enable ASYNC FIFO */ 191222301Sadrian OS_REG_SET_BIT(ah, AR_MAC_PCU_ASYNC_FIFO_REG3, 192222301Sadrian AR_MAC_PCU_ASYNC_FIFO_REG3_DATAPATH_SEL); 193222301Sadrian OS_REG_SET_BIT(ah, AR_PHY_MODE, AR_PHY_MODE_ASYNCFIFO); 194222301Sadrian OS_REG_CLR_BIT(ah, AR_MAC_PCU_ASYNC_FIFO_REG3, 195222301Sadrian AR_MAC_PCU_ASYNC_FIFO_REG3_SOFT_RESET); 196222301Sadrian OS_REG_SET_BIT(ah, AR_MAC_PCU_ASYNC_FIFO_REG3, 197222301Sadrian AR_MAC_PCU_ASYNC_FIFO_REG3_SOFT_RESET); 198222301Sadrian } 199222301Sadrian 200219218Sadrian /* Override ini values (that can be overriden in this fashion) */ 201219218Sadrian ar5416OverrideIni(ah, chan); 202219218Sadrian 203185377Ssam /* Setup 11n MAC/Phy mode registers */ 204187831Ssam ar5416Set11nRegs(ah, chan); 205185377Ssam 206185377Ssam OS_MARK(ah, AH_MARK_RESET_LINE, __LINE__); 207185377Ssam 208221163Sadrian /* 209221163Sadrian * Some AR91xx SoC devices frequently fail to accept TSF writes 210221163Sadrian * right after the chip reset. When that happens, write a new 211221163Sadrian * value after the initvals have been applied, with an offset 212221163Sadrian * based on measured time difference 213221163Sadrian */ 214225444Sadrian if (AR_SREV_HOWL(ah) && (ar5416GetTsf64(ah) < tsf)) { 215221163Sadrian tsf += 1500; 216225444Sadrian ar5416SetTsf64(ah, tsf); 217221163Sadrian } 218221163Sadrian 219185377Ssam HALDEBUG(ah, HAL_DEBUG_RESET, ">>>2 %s: AR_PHY_DAG_CTRLCCK=0x%x\n", 220185377Ssam __func__, OS_REG_READ(ah,AR_PHY_DAG_CTRLCCK)); 221185377Ssam HALDEBUG(ah, HAL_DEBUG_RESET, ">>>2 %s: AR_PHY_ADC_CTL=0x%x\n", 222185377Ssam __func__, OS_REG_READ(ah,AR_PHY_ADC_CTL)); 223185377Ssam 224217879Sadrian /* 225217879Sadrian * This routine swaps the analog chains - it should be done 226217879Sadrian * before any radio register twiddling is done. 227217879Sadrian */ 228217879Sadrian ar5416InitChainMasks(ah); 229221206Sadrian 230221837Sadrian /* Setup the open-loop power calibration if required */ 231221837Sadrian if (ath_hal_eepromGetFlag(ah, AR_EEP_OL_PWRCTRL)) { 232221837Sadrian AH5416(ah)->ah_olcInit(ah); 233221837Sadrian AH5416(ah)->ah_olcTempCompensation(ah); 234221837Sadrian } 235185377Ssam 236185377Ssam /* Setup the transmit power values. */ 237203930Srpaulo if (!ah->ah_setTxPower(ah, chan, rfXpdGain)) { 238185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, 239185377Ssam "%s: error init'ing transmit power\n", __func__); 240185377Ssam FAIL(HAL_EIO); 241185377Ssam } 242185377Ssam 243185377Ssam /* Write the analog registers */ 244189747Ssam if (!ahp->ah_rfHal->setRfRegs(ah, chan, 245189747Ssam IEEE80211_IS_CHAN_2GHZ(chan) ? 2: 1, rfXpdGain)) { 246185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, 247185377Ssam "%s: ar5212SetRfRegs failed\n", __func__); 248185377Ssam FAIL(HAL_EIO); 249185377Ssam } 250185377Ssam 251185377Ssam /* Write delta slope for OFDM enabled modes (A, G, Turbo) */ 252187831Ssam if (IEEE80211_IS_CHAN_OFDM(chan)|| IEEE80211_IS_CHAN_HT(chan)) 253187831Ssam ar5416SetDeltaSlope(ah, chan); 254185377Ssam 255189747Ssam AH5416(ah)->ah_spurMitigate(ah, chan); 256185377Ssam 257185377Ssam /* Setup board specific options for EEPROM version 3 */ 258203930Srpaulo if (!ah->ah_setBoardValues(ah, chan)) { 259185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, 260185377Ssam "%s: error setting board options\n", __func__); 261185377Ssam FAIL(HAL_EIO); 262185377Ssam } 263185377Ssam 264185377Ssam OS_MARK(ah, AH_MARK_RESET_LINE, __LINE__); 265185377Ssam 266185377Ssam OS_REG_WRITE(ah, AR_STA_ID0, LE_READ_4(ahp->ah_macaddr)); 267185377Ssam OS_REG_WRITE(ah, AR_STA_ID1, LE_READ_2(ahp->ah_macaddr + 4) 268185377Ssam | macStaId1 269185377Ssam | AR_STA_ID1_RTS_USE_DEF 270185377Ssam | ahp->ah_staId1Defaults 271185377Ssam ); 272185377Ssam ar5212SetOperatingMode(ah, opmode); 273185377Ssam 274185377Ssam /* Set Venice BSSID mask according to current state */ 275185377Ssam OS_REG_WRITE(ah, AR_BSSMSKL, LE_READ_4(ahp->ah_bssidmask)); 276185377Ssam OS_REG_WRITE(ah, AR_BSSMSKU, LE_READ_2(ahp->ah_bssidmask + 4)); 277185377Ssam 278185377Ssam /* Restore previous led state */ 279221479Sadrian if (AR_SREV_HOWL(ah)) 280221479Sadrian OS_REG_WRITE(ah, AR_MAC_LED, 281221479Sadrian AR_MAC_LED_ASSOC_ACTIVE | AR_CFG_SCLK_32KHZ); 282221479Sadrian else 283221479Sadrian OS_REG_WRITE(ah, AR_MAC_LED, OS_REG_READ(ah, AR_MAC_LED) | 284221479Sadrian saveLedState); 285185377Ssam 286222301Sadrian /* Start TSF2 for generic timer 8-15 */ 287222301Sadrian#ifdef NOTYET 288222301Sadrian if (AR_SREV_KIWI(ah)) 289222301Sadrian ar5416StartTsf2(ah); 290222301Sadrian#endif 291222301Sadrian 292251483Sadrian /* 293251483Sadrian * Enable Bluetooth Coexistence if it's enabled. 294251483Sadrian */ 295251483Sadrian if (AH5416(ah)->ah_btCoexConfigType != HAL_BT_COEX_CFG_NONE) 296251483Sadrian ar5416InitBTCoex(ah); 297251483Sadrian 298185377Ssam /* Restore previous antenna */ 299185377Ssam OS_REG_WRITE(ah, AR_DEF_ANTENNA, saveDefAntenna); 300185377Ssam 301226760Sadrian /* then our BSSID and associate id */ 302185377Ssam OS_REG_WRITE(ah, AR_BSS_ID0, LE_READ_4(ahp->ah_bssid)); 303226760Sadrian OS_REG_WRITE(ah, AR_BSS_ID1, LE_READ_2(ahp->ah_bssid + 4) | 304226760Sadrian (ahp->ah_assocId & 0x3fff) << AR_BSS_ID1_AID_S); 305185377Ssam 306185377Ssam /* Restore bmiss rssi & count thresholds */ 307185377Ssam OS_REG_WRITE(ah, AR_RSSI_THR, ahp->ah_rssiThr); 308185377Ssam 309185377Ssam OS_REG_WRITE(ah, AR_ISR, ~0); /* cleared on write */ 310185377Ssam 311221766Sadrian /* Restore bmiss rssi & count thresholds */ 312221766Sadrian OS_REG_WRITE(ah, AR_RSSI_THR, rssiThrReg); 313221766Sadrian 314187831Ssam if (!ar5212SetChannel(ah, chan)) 315185377Ssam FAIL(HAL_EIO); 316185377Ssam 317185377Ssam OS_MARK(ah, AH_MARK_RESET_LINE, __LINE__); 318185377Ssam 319185377Ssam /* Set 1:1 QCU to DCU mapping for all queues */ 320185377Ssam for (i = 0; i < AR_NUM_DCU; i++) 321185377Ssam OS_REG_WRITE(ah, AR_DQCUMASK(i), 1 << i); 322185377Ssam 323185377Ssam ahp->ah_intrTxqs = 0; 324185377Ssam for (i = 0; i < AH_PRIVATE(ah)->ah_caps.halTotalQueues; i++) 325219770Sadrian ah->ah_resetTxQueue(ah, i); 326185377Ssam 327185377Ssam ar5416InitIMR(ah, opmode); 328240447Sadrian ar5416SetCoverageClass(ah, AH_PRIVATE(ah)->ah_coverageClass, 1); 329185377Ssam ar5416InitQoS(ah); 330221617Sadrian /* This may override the AR_DIAG_SW register */ 331185377Ssam ar5416InitUserSettings(ah); 332185377Ssam 333240447Sadrian /* XXX this won't work for AR9287! */ 334240447Sadrian if (IEEE80211_IS_CHAN_HALF(chan) || IEEE80211_IS_CHAN_QUARTER(chan)) { 335240447Sadrian ar5416SetIFSTiming(ah, chan); 336240447Sadrian#if 0 337240447Sadrian /* 338240447Sadrian * AR5413? 339240447Sadrian * Force window_length for 1/2 and 1/4 rate channels, 340240447Sadrian * the ini file sets this to zero otherwise. 341240447Sadrian */ 342240447Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_FRAME_CTL, 343240447Sadrian AR_PHY_FRAME_CTL_WINLEN, 3); 344240447Sadrian } 345240447Sadrian#endif 346240447Sadrian } 347240447Sadrian 348222301Sadrian if (AR_SREV_KIWI_13_OR_LATER(ah)) { 349222301Sadrian /* 350222301Sadrian * Enable ASYNC FIFO 351222301Sadrian * 352222301Sadrian * If Async FIFO is enabled, the following counters change 353222301Sadrian * as MAC now runs at 117 Mhz instead of 88/44MHz when 354222301Sadrian * async FIFO is disabled. 355222301Sadrian * 356222301Sadrian * Overwrite the delay/timeouts initialized in ProcessIni() 357222301Sadrian * above. 358222301Sadrian */ 359222301Sadrian OS_REG_WRITE(ah, AR_D_GBL_IFS_SIFS, 360222301Sadrian AR_D_GBL_IFS_SIFS_ASYNC_FIFO_DUR); 361222301Sadrian OS_REG_WRITE(ah, AR_D_GBL_IFS_SLOT, 362222301Sadrian AR_D_GBL_IFS_SLOT_ASYNC_FIFO_DUR); 363222301Sadrian OS_REG_WRITE(ah, AR_D_GBL_IFS_EIFS, 364222301Sadrian AR_D_GBL_IFS_EIFS_ASYNC_FIFO_DUR); 365222301Sadrian 366222301Sadrian OS_REG_WRITE(ah, AR_TIME_OUT, 367222301Sadrian AR_TIME_OUT_ACK_CTS_ASYNC_FIFO_DUR); 368222301Sadrian OS_REG_WRITE(ah, AR_USEC, AR_USEC_ASYNC_FIFO_DUR); 369222301Sadrian 370222301Sadrian OS_REG_SET_BIT(ah, AR_MAC_PCU_LOGIC_ANALYZER, 371222301Sadrian AR_MAC_PCU_LOGIC_ANALYZER_DISBUG20768); 372222301Sadrian OS_REG_RMW_FIELD(ah, AR_AHB_MODE, AR_AHB_CUSTOM_BURST_EN, 373222301Sadrian AR_AHB_CUSTOM_BURST_ASYNC_FIFO_VAL); 374222301Sadrian } 375222301Sadrian 376222301Sadrian if (AR_SREV_KIWI_13_OR_LATER(ah)) { 377222301Sadrian /* Enable AGGWEP to accelerate encryption engine */ 378222301Sadrian OS_REG_SET_BIT(ah, AR_PCU_MISC_MODE2, 379222301Sadrian AR_PCU_MISC_MODE2_ENABLE_AGGWEP); 380222301Sadrian } 381222301Sadrian 382222301Sadrian 383185377Ssam /* 384185377Ssam * disable seq number generation in hw 385185377Ssam */ 386185377Ssam OS_REG_WRITE(ah, AR_STA_ID1, 387185377Ssam OS_REG_READ(ah, AR_STA_ID1) | AR_STA_ID1_PRESERVE_SEQNUM); 388185377Ssam 389185377Ssam ar5416InitDMA(ah); 390185377Ssam 391185377Ssam /* 392185377Ssam * program OBS bus to see MAC interrupts 393185377Ssam */ 394185377Ssam OS_REG_WRITE(ah, AR_OBS, 8); 395185377Ssam 396225924Sadrian /* 397225924Sadrian * Disable the "general" TX/RX mitigation timers. 398225924Sadrian */ 399185377Ssam OS_REG_WRITE(ah, AR_MIRT, 0); 400219975Sadrian 401226762Sadrian#ifdef AH_AR5416_INTERRUPT_MITIGATION 402225924Sadrian /* 403225924Sadrian * This initialises the RX interrupt mitigation timers. 404225924Sadrian * 405225924Sadrian * The mitigation timers begin at idle and are triggered 406225924Sadrian * upon the RXOK of a single frame (or sub-frame, for A-MPDU.) 407225924Sadrian * Then, the RX mitigation interrupt will fire: 408225924Sadrian * 409225924Sadrian * + 250uS after the last RX'ed frame, or 410225924Sadrian * + 700uS after the first RX'ed frame 411225924Sadrian * 412225924Sadrian * Thus, the LAST field dictates the extra latency 413225924Sadrian * induced by the RX mitigation method and the FIRST 414225924Sadrian * field dictates how long to delay before firing an 415225924Sadrian * RX mitigation interrupt. 416225924Sadrian * 417225924Sadrian * Please note this only seems to be for RXOK frames; 418225924Sadrian * not CRC or PHY error frames. 419225924Sadrian * 420225924Sadrian */ 421225921Sadrian OS_REG_RMW_FIELD(ah, AR_RIMT, AR_RIMT_LAST, 250); 422225921Sadrian OS_REG_RMW_FIELD(ah, AR_RIMT, AR_RIMT_FIRST, 700); 423225444Sadrian#endif 424185377Ssam ar5416InitBB(ah, chan); 425185377Ssam 426185377Ssam /* Setup compression registers */ 427185377Ssam ar5212SetCompRegs(ah); /* XXX not needed? */ 428185377Ssam 429185377Ssam /* 430185377Ssam * 5416 baseband will check the per rate power table 431185377Ssam * and select the lower of the two 432185377Ssam */ 433185377Ssam ackTpcPow = 63; 434185377Ssam ctsTpcPow = 63; 435185377Ssam chirpTpcPow = 63; 436185377Ssam powerVal = SM(ackTpcPow, AR_TPC_ACK) | 437185377Ssam SM(ctsTpcPow, AR_TPC_CTS) | 438185377Ssam SM(chirpTpcPow, AR_TPC_CHIRP); 439185377Ssam OS_REG_WRITE(ah, AR_TPC, powerVal); 440185377Ssam 441185377Ssam if (!ar5416InitCal(ah, chan)) 442185377Ssam FAIL(HAL_ESELFTEST); 443185377Ssam 444217882Sadrian ar5416RestoreChainMask(ah); 445217882Sadrian 446185377Ssam AH_PRIVATE(ah)->ah_opmode = opmode; /* record operating mode */ 447185377Ssam 448187831Ssam if (bChannelChange && !IEEE80211_IS_CHAN_DFS(chan)) 449187831Ssam chan->ic_state &= ~IEEE80211_CHANSTATE_CWINT; 450185377Ssam 451221479Sadrian if (AR_SREV_HOWL(ah)) { 452221479Sadrian /* 453221479Sadrian * Enable the MBSSID block-ack fix for HOWL. 454221479Sadrian * This feature is only supported on Howl 1.4, but it is safe to 455221479Sadrian * set bit 22 of STA_ID1 on other Howl revisions (1.1, 1.2, 1.3), 456221479Sadrian * since bit 22 is unused in those Howl revisions. 457221479Sadrian */ 458221479Sadrian unsigned int reg; 459221479Sadrian reg = (OS_REG_READ(ah, AR_STA_ID1) | (1<<22)); 460221479Sadrian OS_REG_WRITE(ah,AR_STA_ID1, reg); 461221479Sadrian ath_hal_printf(ah, "MBSSID Set bit 22 of AR_STA_ID 0x%x\n", reg); 462221479Sadrian } 463221479Sadrian 464185377Ssam HALDEBUG(ah, HAL_DEBUG_RESET, "%s: done\n", __func__); 465185377Ssam 466185377Ssam OS_MARK(ah, AH_MARK_RESET_DONE, 0); 467185377Ssam 468185377Ssam return AH_TRUE; 469185377Ssambad: 470185377Ssam OS_MARK(ah, AH_MARK_RESET_DONE, ecode); 471187611Ssam if (status != AH_NULL) 472185377Ssam *status = ecode; 473185377Ssam return AH_FALSE; 474185377Ssam#undef FAIL 475185377Ssam#undef N 476185377Ssam} 477185377Ssam 478185377Ssam#if 0 479185377Ssam/* 480185377Ssam * This channel change evaluates whether the selected hardware can 481185377Ssam * perform a synthesizer-only channel change (no reset). If the 482185377Ssam * TX is not stopped, or the RFBus cannot be granted in the given 483185377Ssam * time, the function returns false as a reset is necessary 484185377Ssam */ 485185377SsamHAL_BOOL 486187831Ssamar5416ChannelChange(struct ath_hal *ah, const structu ieee80211_channel *chan) 487185377Ssam{ 488185377Ssam uint32_t ulCount; 489185377Ssam uint32_t data, synthDelay, qnum; 490185377Ssam uint16_t rfXpdGain[4]; 491185377Ssam struct ath_hal_5212 *ahp = AH5212(ah); 492185377Ssam HAL_CHANNEL_INTERNAL *ichan; 493185377Ssam 494185377Ssam /* 495185377Ssam * Map public channel to private. 496185377Ssam */ 497185377Ssam ichan = ath_hal_checkchannel(ah, chan); 498185377Ssam 499185377Ssam /* TX must be stopped or RF Bus grant will not work */ 500185377Ssam for (qnum = 0; qnum < AH_PRIVATE(ah)->ah_caps.halTotalQueues; qnum++) { 501185377Ssam if (ar5212NumTxPending(ah, qnum)) { 502185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, 503185377Ssam "%s: frames pending on queue %d\n", __func__, qnum); 504185377Ssam return AH_FALSE; 505185377Ssam } 506185377Ssam } 507185377Ssam 508185377Ssam /* 509185377Ssam * Kill last Baseband Rx Frame - Request analog bus grant 510185377Ssam */ 511185377Ssam OS_REG_WRITE(ah, AR_PHY_RFBUS_REQ, AR_PHY_RFBUS_REQ_REQUEST); 512185377Ssam if (!ath_hal_wait(ah, AR_PHY_RFBUS_GNT, AR_PHY_RFBUS_GRANT_EN, AR_PHY_RFBUS_GRANT_EN)) { 513185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, "%s: could not kill baseband rx\n", 514185377Ssam __func__); 515185377Ssam return AH_FALSE; 516185377Ssam } 517185377Ssam 518185377Ssam ar5416Set11nRegs(ah, chan); /* NB: setup 5416-specific regs */ 519185377Ssam 520185377Ssam /* Change the synth */ 521187831Ssam if (!ar5212SetChannel(ah, chan)) 522185377Ssam return AH_FALSE; 523185377Ssam 524185377Ssam /* Setup the transmit power values. */ 525219474Sadrian if (!ah->ah_setTxPower(ah, chan, rfXpdGain)) { 526185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, 527185377Ssam "%s: error init'ing transmit power\n", __func__); 528185377Ssam return AH_FALSE; 529185377Ssam } 530185377Ssam 531185377Ssam /* 532185377Ssam * Wait for the frequency synth to settle (synth goes on 533185377Ssam * via PHY_ACTIVE_EN). Read the phy active delay register. 534185377Ssam * Value is in 100ns increments. 535185377Ssam */ 536185377Ssam data = OS_REG_READ(ah, AR_PHY_RX_DELAY) & AR_PHY_RX_DELAY_DELAY; 537185377Ssam if (IS_CHAN_CCK(ichan)) { 538185377Ssam synthDelay = (4 * data) / 22; 539185377Ssam } else { 540185377Ssam synthDelay = data / 10; 541185377Ssam } 542185377Ssam 543185377Ssam OS_DELAY(synthDelay + BASE_ACTIVATE_DELAY); 544185377Ssam 545185377Ssam /* Release the RFBus Grant */ 546185377Ssam OS_REG_WRITE(ah, AR_PHY_RFBUS_REQ, 0); 547185377Ssam 548185377Ssam /* Write delta slope for OFDM enabled modes (A, G, Turbo) */ 549187831Ssam if (IEEE80211_IS_CHAN_OFDM(ichan)|| IEEE80211_IS_CHAN_HT(chan)) { 550187831Ssam HALASSERT(AH_PRIVATE(ah)->ah_eeversion >= AR_EEPROM_VER5_3); 551187831Ssam ar5212SetSpurMitigation(ah, chan); 552187831Ssam ar5416SetDeltaSlope(ah, chan); 553185377Ssam } 554185377Ssam 555185377Ssam /* XXX spur mitigation for Melin */ 556185377Ssam 557187831Ssam if (!IEEE80211_IS_CHAN_DFS(chan)) 558187831Ssam chan->ic_state &= ~IEEE80211_CHANSTATE_CWINT; 559185377Ssam 560187831Ssam ichan->channel_time = 0; 561225444Sadrian ichan->tsf_last = ar5416GetTsf64(ah); 562187831Ssam ar5212TxEnable(ah, AH_TRUE); 563185377Ssam return AH_TRUE; 564185377Ssam} 565185377Ssam#endif 566185377Ssam 567185377Ssamstatic void 568185377Ssamar5416InitDMA(struct ath_hal *ah) 569185377Ssam{ 570204579Srpaulo struct ath_hal_5212 *ahp = AH5212(ah); 571185377Ssam 572185377Ssam /* 573185377Ssam * set AHB_MODE not to do cacheline prefetches 574185377Ssam */ 575185377Ssam OS_REG_SET_BIT(ah, AR_AHB_MODE, AR_AHB_PREFETCH_RD_EN); 576185377Ssam 577185377Ssam /* 578185377Ssam * let mac dma reads be in 128 byte chunks 579185377Ssam */ 580185377Ssam OS_REG_WRITE(ah, AR_TXCFG, 581185377Ssam (OS_REG_READ(ah, AR_TXCFG) & ~AR_TXCFG_DMASZ_MASK) | AR_TXCFG_DMASZ_128B); 582185377Ssam 583185377Ssam /* 584185377Ssam * let mac dma writes be in 128 byte chunks 585185377Ssam */ 586247092Sadrian /* 587247092Sadrian * XXX If you change this, you must change the headroom 588247092Sadrian * assigned in ah_maxTxTrigLev - see ar5416InitState(). 589247092Sadrian */ 590185377Ssam OS_REG_WRITE(ah, AR_RXCFG, 591185377Ssam (OS_REG_READ(ah, AR_RXCFG) & ~AR_RXCFG_DMASZ_MASK) | AR_RXCFG_DMASZ_128B); 592185377Ssam 593204521Srpaulo /* restore TX trigger level */ 594204521Srpaulo OS_REG_WRITE(ah, AR_TXCFG, 595204521Srpaulo (OS_REG_READ(ah, AR_TXCFG) &~ AR_FTRIG) | 596204579Srpaulo SM(ahp->ah_txTrigLev, AR_FTRIG)); 597185377Ssam 598185377Ssam /* 599185377Ssam * Setup receive FIFO threshold to hold off TX activities 600185377Ssam */ 601185377Ssam OS_REG_WRITE(ah, AR_RXFIFO_CFG, 0x200); 602185377Ssam 603185377Ssam /* 604185377Ssam * reduce the number of usable entries in PCU TXBUF to avoid 605185377Ssam * wrap around. 606185377Ssam */ 607220294Sadrian if (AR_SREV_KITE(ah)) 608220294Sadrian /* 609220294Sadrian * For AR9285 the number of Fifos are reduced to half. 610220294Sadrian * So set the usable tx buf size also to half to 611220294Sadrian * avoid data/delimiter underruns 612220294Sadrian */ 613220294Sadrian OS_REG_WRITE(ah, AR_PCU_TXBUF_CTRL, AR_9285_PCU_TXBUF_CTRL_USABLE_SIZE); 614220294Sadrian else 615220294Sadrian OS_REG_WRITE(ah, AR_PCU_TXBUF_CTRL, AR_PCU_TXBUF_CTRL_USABLE_SIZE); 616185377Ssam} 617185377Ssam 618185377Ssamstatic void 619187831Ssamar5416InitBB(struct ath_hal *ah, const struct ieee80211_channel *chan) 620185377Ssam{ 621185377Ssam uint32_t synthDelay; 622185377Ssam 623185377Ssam /* 624185377Ssam * Wait for the frequency synth to settle (synth goes on 625185377Ssam * via AR_PHY_ACTIVE_EN). Read the phy active delay register. 626185377Ssam * Value is in 100ns increments. 627185377Ssam */ 628185377Ssam synthDelay = OS_REG_READ(ah, AR_PHY_RX_DELAY) & AR_PHY_RX_DELAY_DELAY; 629187831Ssam if (IEEE80211_IS_CHAN_CCK(chan)) { 630185377Ssam synthDelay = (4 * synthDelay) / 22; 631185377Ssam } else { 632185377Ssam synthDelay /= 10; 633185377Ssam } 634185377Ssam 635185377Ssam /* Turn on PLL on 5416 */ 636185377Ssam HALDEBUG(ah, HAL_DEBUG_RESET, "%s %s channel\n", 637187831Ssam __func__, IEEE80211_IS_CHAN_5GHZ(chan) ? "5GHz" : "2GHz"); 638185377Ssam 639185377Ssam /* Activate the PHY (includes baseband activate and synthesizer on) */ 640185377Ssam OS_REG_WRITE(ah, AR_PHY_ACTIVE, AR_PHY_ACTIVE_EN); 641185377Ssam 642185377Ssam /* 643185377Ssam * If the AP starts the calibration before the base band timeout 644185380Ssam * completes we could get rx_clear false triggering. Add an 645185380Ssam * extra BASE_ACTIVATE_DELAY usecs to ensure this condition 646185377Ssam * does not happen. 647185377Ssam */ 648187831Ssam if (IEEE80211_IS_CHAN_HALF(chan)) { 649185377Ssam OS_DELAY((synthDelay << 1) + BASE_ACTIVATE_DELAY); 650187831Ssam } else if (IEEE80211_IS_CHAN_QUARTER(chan)) { 651185377Ssam OS_DELAY((synthDelay << 2) + BASE_ACTIVATE_DELAY); 652185377Ssam } else { 653185377Ssam OS_DELAY(synthDelay + BASE_ACTIVATE_DELAY); 654185377Ssam } 655185377Ssam} 656185377Ssam 657185377Ssamstatic void 658185377Ssamar5416InitIMR(struct ath_hal *ah, HAL_OPMODE opmode) 659185377Ssam{ 660185377Ssam struct ath_hal_5212 *ahp = AH5212(ah); 661185377Ssam 662185377Ssam /* 663185377Ssam * Setup interrupt handling. Note that ar5212ResetTxQueue 664185377Ssam * manipulates the secondary IMR's as queues are enabled 665185377Ssam * and disabled. This is done with RMW ops to insure the 666185377Ssam * settings we make here are preserved. 667185377Ssam */ 668185377Ssam ahp->ah_maskReg = AR_IMR_TXERR | AR_IMR_TXURN 669185377Ssam | AR_IMR_RXERR | AR_IMR_RXORN 670185377Ssam | AR_IMR_BCNMISC; 671185377Ssam 672220188Sadrian#ifdef AH_AR5416_INTERRUPT_MITIGATION 673226762Sadrian ahp->ah_maskReg |= AR_IMR_RXINTM | AR_IMR_RXMINTR; 674185377Ssam#else 675226762Sadrian ahp->ah_maskReg |= AR_IMR_RXOK; 676185377Ssam#endif 677226762Sadrian ahp->ah_maskReg |= AR_IMR_TXOK; 678221163Sadrian 679185377Ssam if (opmode == HAL_M_HOSTAP) 680185377Ssam ahp->ah_maskReg |= AR_IMR_MIB; 681185377Ssam OS_REG_WRITE(ah, AR_IMR, ahp->ah_maskReg); 682221163Sadrian 683221163Sadrian#ifdef ADRIAN_NOTYET 684221163Sadrian /* This is straight from ath9k */ 685221163Sadrian if (! AR_SREV_HOWL(ah)) { 686221163Sadrian OS_REG_WRITE(ah, AR_INTR_SYNC_CAUSE, 0xFFFFFFFF); 687221163Sadrian OS_REG_WRITE(ah, AR_INTR_SYNC_ENABLE, AR_INTR_SYNC_DEFAULT); 688221163Sadrian OS_REG_WRITE(ah, AR_INTR_SYNC_MASK, 0); 689221163Sadrian } 690221163Sadrian#endif 691221163Sadrian 692185377Ssam /* Enable bus errors that are OR'd to set the HIUERR bit */ 693185377Ssam#if 0 694185377Ssam OS_REG_WRITE(ah, AR_IMR_S2, 695187831Ssam OS_REG_READ(ah, AR_IMR_S2) | AR_IMR_S2_GTT | AR_IMR_S2_CST); 696185377Ssam#endif 697185377Ssam} 698185377Ssam 699185377Ssamstatic void 700185377Ssamar5416InitQoS(struct ath_hal *ah) 701185377Ssam{ 702185377Ssam /* QoS support */ 703185377Ssam OS_REG_WRITE(ah, AR_QOS_CONTROL, 0x100aa); /* XXX magic */ 704185377Ssam OS_REG_WRITE(ah, AR_QOS_SELECT, 0x3210); /* XXX magic */ 705185377Ssam 706185377Ssam /* Turn on NOACK Support for QoS packets */ 707185377Ssam OS_REG_WRITE(ah, AR_NOACK, 708185377Ssam SM(2, AR_NOACK_2BIT_VALUE) | 709185377Ssam SM(5, AR_NOACK_BIT_OFFSET) | 710185377Ssam SM(0, AR_NOACK_BYTE_OFFSET)); 711185377Ssam 712185377Ssam /* 713185377Ssam * initialize TXOP for all TIDs 714185377Ssam */ 715185377Ssam OS_REG_WRITE(ah, AR_TXOP_X, AR_TXOP_X_VAL); 716185377Ssam OS_REG_WRITE(ah, AR_TXOP_0_3, 0xFFFFFFFF); 717185377Ssam OS_REG_WRITE(ah, AR_TXOP_4_7, 0xFFFFFFFF); 718185377Ssam OS_REG_WRITE(ah, AR_TXOP_8_11, 0xFFFFFFFF); 719185377Ssam OS_REG_WRITE(ah, AR_TXOP_12_15, 0xFFFFFFFF); 720185377Ssam} 721185377Ssam 722185377Ssamstatic void 723185377Ssamar5416InitUserSettings(struct ath_hal *ah) 724185377Ssam{ 725185377Ssam struct ath_hal_5212 *ahp = AH5212(ah); 726185377Ssam 727185377Ssam /* Restore user-specified settings */ 728185377Ssam if (ahp->ah_miscMode != 0) 729233329Sadrian OS_REG_WRITE(ah, AR_MISC_MODE, OS_REG_READ(ah, AR_MISC_MODE) 730233329Sadrian | ahp->ah_miscMode); 731185377Ssam if (ahp->ah_sifstime != (u_int) -1) 732185377Ssam ar5212SetSifsTime(ah, ahp->ah_sifstime); 733185377Ssam if (ahp->ah_slottime != (u_int) -1) 734185377Ssam ar5212SetSlotTime(ah, ahp->ah_slottime); 735185377Ssam if (ahp->ah_acktimeout != (u_int) -1) 736185377Ssam ar5212SetAckTimeout(ah, ahp->ah_acktimeout); 737185377Ssam if (ahp->ah_ctstimeout != (u_int) -1) 738185377Ssam ar5212SetCTSTimeout(ah, ahp->ah_ctstimeout); 739185377Ssam if (AH_PRIVATE(ah)->ah_diagreg != 0) 740185377Ssam OS_REG_WRITE(ah, AR_DIAG_SW, AH_PRIVATE(ah)->ah_diagreg); 741220772Sadrian if (AH5416(ah)->ah_globaltxtimeout != (u_int) -1) 742220772Sadrian ar5416SetGlobalTxTimeout(ah, AH5416(ah)->ah_globaltxtimeout); 743185377Ssam} 744185377Ssam 745219855Sadrianstatic void 746219855Sadrianar5416SetRfMode(struct ath_hal *ah, const struct ieee80211_channel *chan) 747219855Sadrian{ 748219855Sadrian uint32_t rfMode; 749219855Sadrian 750219855Sadrian if (chan == AH_NULL) 751219855Sadrian return; 752219855Sadrian 753219855Sadrian /* treat channel B as channel G , no B mode suport in owl */ 754219855Sadrian rfMode = IEEE80211_IS_CHAN_CCK(chan) ? 755219855Sadrian AR_PHY_MODE_DYNAMIC : AR_PHY_MODE_OFDM; 756219855Sadrian 757219855Sadrian if (AR_SREV_MERLIN_20(ah) && IS_5GHZ_FAST_CLOCK_EN(ah, chan)) { 758219855Sadrian /* phy mode bits for 5GHz channels require Fast Clock */ 759219855Sadrian rfMode |= AR_PHY_MODE_DYNAMIC 760219855Sadrian | AR_PHY_MODE_DYN_CCK_DISABLE; 761219855Sadrian } else if (!AR_SREV_MERLIN_10_OR_LATER(ah)) { 762219855Sadrian rfMode |= IEEE80211_IS_CHAN_5GHZ(chan) ? 763219855Sadrian AR_PHY_MODE_RF5GHZ : AR_PHY_MODE_RF2GHZ; 764219855Sadrian } 765227741Sadrian 766219855Sadrian OS_REG_WRITE(ah, AR_PHY_MODE, rfMode); 767219855Sadrian} 768219855Sadrian 769185377Ssam/* 770185377Ssam * Places the hardware into reset and then pulls it out of reset 771185377Ssam */ 772185377SsamHAL_BOOL 773187831Ssamar5416ChipReset(struct ath_hal *ah, const struct ieee80211_channel *chan) 774185377Ssam{ 775187831Ssam OS_MARK(ah, AH_MARK_CHIPRESET, chan ? chan->ic_freq : 0); 776185377Ssam /* 777227375Sadrian * Warm reset is optimistic for open-loop TX power control. 778185377Ssam */ 779221875Sadrian if (AR_SREV_MERLIN(ah) && 780185377Ssam ath_hal_eepromGetFlag(ah, AR_EEP_OL_PWRCTRL)) { 781185377Ssam if (!ar5416SetResetReg(ah, HAL_RESET_POWER_ON)) 782185377Ssam return AH_FALSE; 783227375Sadrian } else if (ah->ah_config.ah_force_full_reset) { 784227375Sadrian if (!ar5416SetResetReg(ah, HAL_RESET_POWER_ON)) 785227375Sadrian return AH_FALSE; 786185377Ssam } else { 787185377Ssam if (!ar5416SetResetReg(ah, HAL_RESET_WARM)) 788185377Ssam return AH_FALSE; 789185377Ssam } 790185377Ssam 791185377Ssam /* Bring out of sleep mode (AGAIN) */ 792185377Ssam if (!ar5416SetPowerMode(ah, HAL_PM_AWAKE, AH_TRUE)) 793185377Ssam return AH_FALSE; 794185377Ssam 795221620Sadrian#ifdef notyet 796221620Sadrian ahp->ah_chipFullSleep = AH_FALSE; 797221620Sadrian#endif 798221620Sadrian 799220990Sadrian AH5416(ah)->ah_initPLL(ah, chan); 800185377Ssam 801185377Ssam /* 802185377Ssam * Perform warm reset before the mode/PLL/turbo registers 803185377Ssam * are changed in order to deactivate the radio. Mode changes 804185377Ssam * with an active radio can result in corrupted shifts to the 805185377Ssam * radio device. 806185377Ssam */ 807221620Sadrian ar5416SetRfMode(ah, chan); 808189747Ssam 809185377Ssam return AH_TRUE; 810185377Ssam} 811185377Ssam 812185377Ssam/* 813185377Ssam * Delta slope coefficient computation. 814185377Ssam * Required for OFDM operation. 815185377Ssam */ 816185377Ssamstatic void 817185377Ssamar5416GetDeltaSlopeValues(struct ath_hal *ah, uint32_t coef_scaled, 818185377Ssam uint32_t *coef_mantissa, uint32_t *coef_exponent) 819185377Ssam{ 820185377Ssam#define COEF_SCALE_S 24 821185377Ssam uint32_t coef_exp, coef_man; 822185377Ssam /* 823185377Ssam * ALGO -> coef_exp = 14-floor(log2(coef)); 824185377Ssam * floor(log2(x)) is the highest set bit position 825185377Ssam */ 826185377Ssam for (coef_exp = 31; coef_exp > 0; coef_exp--) 827185377Ssam if ((coef_scaled >> coef_exp) & 0x1) 828185377Ssam break; 829185377Ssam /* A coef_exp of 0 is a legal bit position but an unexpected coef_exp */ 830185377Ssam HALASSERT(coef_exp); 831185377Ssam coef_exp = 14 - (coef_exp - COEF_SCALE_S); 832185377Ssam 833185377Ssam /* 834185377Ssam * ALGO -> coef_man = floor(coef* 2^coef_exp+0.5); 835185377Ssam * The coefficient is already shifted up for scaling 836185377Ssam */ 837185377Ssam coef_man = coef_scaled + (1 << (COEF_SCALE_S - coef_exp - 1)); 838185377Ssam 839185377Ssam *coef_mantissa = coef_man >> (COEF_SCALE_S - coef_exp); 840185377Ssam *coef_exponent = coef_exp - 16; 841185377Ssam 842185377Ssam#undef COEF_SCALE_S 843185377Ssam} 844185377Ssam 845185377Ssamvoid 846187831Ssamar5416SetDeltaSlope(struct ath_hal *ah, const struct ieee80211_channel *chan) 847185377Ssam{ 848185377Ssam#define INIT_CLOCKMHZSCALED 0x64000000 849185377Ssam uint32_t coef_scaled, ds_coef_exp, ds_coef_man; 850188975Ssam uint32_t clockMhzScaled; 851185377Ssam 852185377Ssam CHAN_CENTERS centers; 853185377Ssam 854185377Ssam /* half and quarter rate can divide the scaled clock by 2 or 4 respectively */ 855185377Ssam /* scale for selected channel bandwidth */ 856188975Ssam clockMhzScaled = INIT_CLOCKMHZSCALED; 857188975Ssam if (IEEE80211_IS_CHAN_TURBO(chan)) 858188975Ssam clockMhzScaled <<= 1; 859188975Ssam else if (IEEE80211_IS_CHAN_HALF(chan)) 860188975Ssam clockMhzScaled >>= 1; 861188975Ssam else if (IEEE80211_IS_CHAN_QUARTER(chan)) 862188975Ssam clockMhzScaled >>= 2; 863185377Ssam 864185377Ssam /* 865185377Ssam * ALGO -> coef = 1e8/fcarrier*fclock/40; 866185377Ssam * scaled coef to provide precision for this floating calculation 867185377Ssam */ 868185377Ssam ar5416GetChannelCenters(ah, chan, ¢ers); 869185377Ssam coef_scaled = clockMhzScaled / centers.synth_center; 870187831Ssam 871185377Ssam ar5416GetDeltaSlopeValues(ah, coef_scaled, &ds_coef_man, &ds_coef_exp); 872185377Ssam 873185377Ssam OS_REG_RMW_FIELD(ah, AR_PHY_TIMING3, 874185377Ssam AR_PHY_TIMING3_DSC_MAN, ds_coef_man); 875185377Ssam OS_REG_RMW_FIELD(ah, AR_PHY_TIMING3, 876185377Ssam AR_PHY_TIMING3_DSC_EXP, ds_coef_exp); 877187831Ssam 878185377Ssam /* 879185377Ssam * For Short GI, 880185377Ssam * scaled coeff is 9/10 that of normal coeff 881185377Ssam */ 882185377Ssam coef_scaled = (9 * coef_scaled)/10; 883185377Ssam 884185377Ssam ar5416GetDeltaSlopeValues(ah, coef_scaled, &ds_coef_man, &ds_coef_exp); 885185377Ssam 886185377Ssam /* for short gi */ 887185377Ssam OS_REG_RMW_FIELD(ah, AR_PHY_HALFGI, 888185377Ssam AR_PHY_HALFGI_DSC_MAN, ds_coef_man); 889185377Ssam OS_REG_RMW_FIELD(ah, AR_PHY_HALFGI, 890185377Ssam AR_PHY_HALFGI_DSC_EXP, ds_coef_exp); 891185377Ssam#undef INIT_CLOCKMHZSCALED 892185377Ssam} 893185377Ssam 894185377Ssam/* 895185377Ssam * Set a limit on the overall output power. Used for dynamic 896185377Ssam * transmit power control and the like. 897185377Ssam * 898185377Ssam * NB: limit is in units of 0.5 dbM. 899185377Ssam */ 900185377SsamHAL_BOOL 901185377Ssamar5416SetTxPowerLimit(struct ath_hal *ah, uint32_t limit) 902185377Ssam{ 903185377Ssam uint16_t dummyXpdGains[2]; 904185377Ssam 905185377Ssam AH_PRIVATE(ah)->ah_powerLimit = AH_MIN(limit, MAX_RATE_POWER); 906219474Sadrian return ah->ah_setTxPower(ah, AH_PRIVATE(ah)->ah_curchan, 907185377Ssam dummyXpdGains); 908185377Ssam} 909185377Ssam 910185377SsamHAL_BOOL 911187831Ssamar5416GetChipPowerLimits(struct ath_hal *ah, 912187831Ssam struct ieee80211_channel *chan) 913185377Ssam{ 914185377Ssam struct ath_hal_5212 *ahp = AH5212(ah); 915185377Ssam int16_t minPower, maxPower; 916185377Ssam 917185377Ssam /* 918185377Ssam * Get Pier table max and min powers. 919185377Ssam */ 920187831Ssam if (ahp->ah_rfHal->getChannelMaxMinPower(ah, chan, &maxPower, &minPower)) { 921187831Ssam /* NB: rf code returns 1/4 dBm units, convert */ 922187831Ssam chan->ic_maxpower = maxPower / 2; 923187831Ssam chan->ic_minpower = minPower / 2; 924187831Ssam } else { 925187831Ssam HALDEBUG(ah, HAL_DEBUG_ANY, 926187831Ssam "%s: no min/max power for %u/0x%x\n", 927187831Ssam __func__, chan->ic_freq, chan->ic_flags); 928187831Ssam chan->ic_maxpower = AR5416_MAX_RATE_POWER; 929187831Ssam chan->ic_minpower = 0; 930185377Ssam } 931187831Ssam HALDEBUG(ah, HAL_DEBUG_RESET, 932187831Ssam "Chan %d: MaxPow = %d MinPow = %d\n", 933187831Ssam chan->ic_freq, chan->ic_maxpower, chan->ic_minpower); 934185377Ssam return AH_TRUE; 935185377Ssam} 936185377Ssam 937185377Ssam/************************************************************** 938220988Sadrian * ar5416WriteTxPowerRateRegisters 939220988Sadrian * 940220988Sadrian * Write the TX power rate registers from the raw values given 941220988Sadrian * in ratesArray[]. 942220988Sadrian * 943220988Sadrian * The CCK and HT40 rate registers are only written if needed. 944220988Sadrian * HT20 and 11g/11a OFDM rate registers are always written. 945220988Sadrian * 946220988Sadrian * The values written are raw values which should be written 947220988Sadrian * to the registers - so it's up to the caller to pre-adjust 948220988Sadrian * them (eg CCK power offset value, or Merlin TX power offset, 949220988Sadrian * etc.) 950220988Sadrian */ 951220988Sadrianvoid 952220988Sadrianar5416WriteTxPowerRateRegisters(struct ath_hal *ah, 953220988Sadrian const struct ieee80211_channel *chan, const int16_t ratesArray[]) 954220988Sadrian{ 955220988Sadrian#define POW_SM(_r, _s) (((_r) & 0x3f) << (_s)) 956220988Sadrian 957220988Sadrian /* Write the OFDM power per rate set */ 958220988Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE1, 959220988Sadrian POW_SM(ratesArray[rate18mb], 24) 960220988Sadrian | POW_SM(ratesArray[rate12mb], 16) 961220988Sadrian | POW_SM(ratesArray[rate9mb], 8) 962220988Sadrian | POW_SM(ratesArray[rate6mb], 0) 963220988Sadrian ); 964220988Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE2, 965220988Sadrian POW_SM(ratesArray[rate54mb], 24) 966220988Sadrian | POW_SM(ratesArray[rate48mb], 16) 967220988Sadrian | POW_SM(ratesArray[rate36mb], 8) 968220988Sadrian | POW_SM(ratesArray[rate24mb], 0) 969220988Sadrian ); 970220988Sadrian 971220988Sadrian if (IEEE80211_IS_CHAN_2GHZ(chan)) { 972220988Sadrian /* Write the CCK power per rate set */ 973220988Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE3, 974220988Sadrian POW_SM(ratesArray[rate2s], 24) 975220988Sadrian | POW_SM(ratesArray[rate2l], 16) 976220988Sadrian | POW_SM(ratesArray[rateXr], 8) /* XR target power */ 977220988Sadrian | POW_SM(ratesArray[rate1l], 0) 978220988Sadrian ); 979220988Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE4, 980220988Sadrian POW_SM(ratesArray[rate11s], 24) 981220988Sadrian | POW_SM(ratesArray[rate11l], 16) 982220988Sadrian | POW_SM(ratesArray[rate5_5s], 8) 983220988Sadrian | POW_SM(ratesArray[rate5_5l], 0) 984220988Sadrian ); 985220988Sadrian HALDEBUG(ah, HAL_DEBUG_RESET, 986220988Sadrian "%s AR_PHY_POWER_TX_RATE3=0x%x AR_PHY_POWER_TX_RATE4=0x%x\n", 987220988Sadrian __func__, OS_REG_READ(ah,AR_PHY_POWER_TX_RATE3), 988220988Sadrian OS_REG_READ(ah,AR_PHY_POWER_TX_RATE4)); 989220988Sadrian } 990220988Sadrian 991220988Sadrian /* Write the HT20 power per rate set */ 992220988Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE5, 993220988Sadrian POW_SM(ratesArray[rateHt20_3], 24) 994220988Sadrian | POW_SM(ratesArray[rateHt20_2], 16) 995220988Sadrian | POW_SM(ratesArray[rateHt20_1], 8) 996220988Sadrian | POW_SM(ratesArray[rateHt20_0], 0) 997220988Sadrian ); 998220988Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE6, 999220988Sadrian POW_SM(ratesArray[rateHt20_7], 24) 1000220988Sadrian | POW_SM(ratesArray[rateHt20_6], 16) 1001220988Sadrian | POW_SM(ratesArray[rateHt20_5], 8) 1002220988Sadrian | POW_SM(ratesArray[rateHt20_4], 0) 1003220988Sadrian ); 1004220988Sadrian 1005220988Sadrian if (IEEE80211_IS_CHAN_HT40(chan)) { 1006220988Sadrian /* Write the HT40 power per rate set */ 1007220988Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE7, 1008220988Sadrian POW_SM(ratesArray[rateHt40_3], 24) 1009220988Sadrian | POW_SM(ratesArray[rateHt40_2], 16) 1010220988Sadrian | POW_SM(ratesArray[rateHt40_1], 8) 1011220988Sadrian | POW_SM(ratesArray[rateHt40_0], 0) 1012220988Sadrian ); 1013220988Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE8, 1014220988Sadrian POW_SM(ratesArray[rateHt40_7], 24) 1015220988Sadrian | POW_SM(ratesArray[rateHt40_6], 16) 1016220988Sadrian | POW_SM(ratesArray[rateHt40_5], 8) 1017220988Sadrian | POW_SM(ratesArray[rateHt40_4], 0) 1018220988Sadrian ); 1019220988Sadrian /* Write the Dup/Ext 40 power per rate set */ 1020220988Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE9, 1021220988Sadrian POW_SM(ratesArray[rateExtOfdm], 24) 1022220988Sadrian | POW_SM(ratesArray[rateExtCck], 16) 1023220988Sadrian | POW_SM(ratesArray[rateDupOfdm], 8) 1024220988Sadrian | POW_SM(ratesArray[rateDupCck], 0) 1025220988Sadrian ); 1026220988Sadrian } 1027249580Sadrian 1028249580Sadrian /* 1029249580Sadrian * Set max power to 30 dBm and, optionally, 1030249580Sadrian * enable TPC in tx descriptors. 1031249580Sadrian */ 1032249580Sadrian OS_REG_WRITE(ah, AR_PHY_POWER_TX_RATE_MAX, MAX_RATE_POWER | 1033249580Sadrian (AH5212(ah)->ah_tpcEnabled ? AR_PHY_POWER_TX_RATE_MAX_TPC_ENABLE : 0)); 1034249580Sadrian#undef POW_SM 1035220988Sadrian} 1036220988Sadrian 1037220988Sadrian 1038220988Sadrian/************************************************************** 1039185377Ssam * ar5416SetTransmitPower 1040185377Ssam * 1041185377Ssam * Set the transmit power in the baseband for the given 1042185377Ssam * operating channel and mode. 1043185377Ssam */ 1044203930SrpauloHAL_BOOL 1045187831Ssamar5416SetTransmitPower(struct ath_hal *ah, 1046187831Ssam const struct ieee80211_channel *chan, uint16_t *rfXpdGain) 1047185377Ssam{ 1048185377Ssam#define N(a) (sizeof (a) / sizeof (a[0])) 1049249580Sadrian#define POW_SM(_r, _s) (((_r) & 0x3f) << (_s)) 1050185377Ssam 1051185377Ssam MODAL_EEP_HEADER *pModal; 1052185377Ssam struct ath_hal_5212 *ahp = AH5212(ah); 1053185377Ssam int16_t txPowerIndexOffset = 0; 1054185377Ssam int i; 1055185377Ssam 1056185377Ssam uint16_t cfgCtl; 1057185377Ssam uint16_t powerLimit; 1058185377Ssam uint16_t twiceAntennaReduction; 1059185377Ssam uint16_t twiceMaxRegulatoryPower; 1060185377Ssam int16_t maxPower; 1061203882Srpaulo HAL_EEPROM_v14 *ee = AH_PRIVATE(ah)->ah_eeprom; 1062203882Srpaulo struct ar5416eeprom *pEepData = &ee->ee_base; 1063185377Ssam 1064185377Ssam HALASSERT(AH_PRIVATE(ah)->ah_eeversion >= AR_EEPROM_VER14_1); 1065185377Ssam 1066249580Sadrian /* 1067249580Sadrian * Default to 2, is overridden based on the EEPROM version / value. 1068249580Sadrian */ 1069249580Sadrian AH5416(ah)->ah_ht40PowerIncForPdadc = 2; 1070249580Sadrian 1071185377Ssam /* Setup info for the actual eeprom */ 1072249580Sadrian OS_MEMZERO(AH5416(ah)->ah_ratesArray, sizeof(AH5416(ah)->ah_ratesArray)); 1073187831Ssam cfgCtl = ath_hal_getctl(ah, chan); 1074187831Ssam powerLimit = chan->ic_maxregpower * 2; 1075187831Ssam twiceAntennaReduction = chan->ic_maxantgain; 1076185377Ssam twiceMaxRegulatoryPower = AH_MIN(MAX_RATE_POWER, AH_PRIVATE(ah)->ah_powerLimit); 1077203882Srpaulo pModal = &pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)]; 1078185377Ssam HALDEBUG(ah, HAL_DEBUG_RESET, "%s Channel=%u CfgCtl=%u\n", 1079187831Ssam __func__,chan->ic_freq, cfgCtl ); 1080185377Ssam 1081185377Ssam if (IS_EEP_MINOR_V2(ah)) { 1082249580Sadrian AH5416(ah)->ah_ht40PowerIncForPdadc = pModal->ht40PowerIncForPdadc; 1083185377Ssam } 1084203882Srpaulo 1085203882Srpaulo if (!ar5416SetPowerPerRateTable(ah, pEepData, chan, 1086249580Sadrian &AH5416(ah)->ah_ratesArray[0], 1087249580Sadrian cfgCtl, 1088185377Ssam twiceAntennaReduction, 1089185377Ssam twiceMaxRegulatoryPower, powerLimit)) { 1090185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, 1091185377Ssam "%s: unable to set tx power per rate table\n", __func__); 1092185377Ssam return AH_FALSE; 1093185377Ssam } 1094185377Ssam 1095219393Sadrian if (!AH5416(ah)->ah_setPowerCalTable(ah, pEepData, chan, &txPowerIndexOffset)) { 1096185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, "%s: unable to set power table\n", 1097185377Ssam __func__); 1098185377Ssam return AH_FALSE; 1099185377Ssam } 1100185377Ssam 1101249580Sadrian maxPower = AH_MAX(AH5416(ah)->ah_ratesArray[rate6mb], 1102249580Sadrian AH5416(ah)->ah_ratesArray[rateHt20_0]); 1103185377Ssam 1104187831Ssam if (IEEE80211_IS_CHAN_2GHZ(chan)) { 1105249580Sadrian maxPower = AH_MAX(maxPower, AH5416(ah)->ah_ratesArray[rate1l]); 1106185377Ssam } 1107185377Ssam 1108187831Ssam if (IEEE80211_IS_CHAN_HT40(chan)) { 1109249580Sadrian maxPower = AH_MAX(maxPower, AH5416(ah)->ah_ratesArray[rateHt40_0]); 1110185377Ssam } 1111185377Ssam 1112185377Ssam ahp->ah_tx6PowerInHalfDbm = maxPower; 1113185377Ssam AH_PRIVATE(ah)->ah_maxPowerLevel = maxPower; 1114185377Ssam ahp->ah_txPowerIndexOffset = txPowerIndexOffset; 1115185377Ssam 1116185377Ssam /* 1117185377Ssam * txPowerIndexOffset is set by the SetPowerTable() call - 1118185377Ssam * adjust the rate table (0 offset if rates EEPROM not loaded) 1119185377Ssam */ 1120249580Sadrian for (i = 0; i < N(AH5416(ah)->ah_ratesArray); i++) { 1121249580Sadrian AH5416(ah)->ah_ratesArray[i] = 1122249580Sadrian (int16_t)(txPowerIndexOffset + AH5416(ah)->ah_ratesArray[i]); 1123249580Sadrian if (AH5416(ah)->ah_ratesArray[i] > AR5416_MAX_RATE_POWER) 1124249580Sadrian AH5416(ah)->ah_ratesArray[i] = AR5416_MAX_RATE_POWER; 1125185377Ssam } 1126185377Ssam 1127185377Ssam#ifdef AH_EEPROM_DUMP 1128219393Sadrian /* 1129219393Sadrian * Dump the rate array whilst it represents the intended dBm*2 1130219393Sadrian * values versus what's being adjusted before being programmed 1131219393Sadrian * in. Keep this in mind if you code up this function and enable 1132219393Sadrian * this debugging; the values won't necessarily be what's being 1133219393Sadrian * programmed into the hardware. 1134219393Sadrian */ 1135249580Sadrian ar5416PrintPowerPerRate(ah, AH5416(ah)->ah_ratesArray); 1136185377Ssam#endif 1137185377Ssam 1138219393Sadrian /* 1139219393Sadrian * Merlin and later have a power offset, so subtract 1140219393Sadrian * pwr_table_offset * 2 from each value. The default 1141219393Sadrian * power offset is -5 dBm - ie, a register value of 0 1142219393Sadrian * equates to a TX power of -5 dBm. 1143219393Sadrian */ 1144219393Sadrian if (AR_SREV_MERLIN_20_OR_LATER(ah)) { 1145219393Sadrian int8_t pwr_table_offset; 1146219393Sadrian 1147219393Sadrian (void) ath_hal_eepromGet(ah, AR_EEP_PWR_TABLE_OFFSET, 1148219393Sadrian &pwr_table_offset); 1149219393Sadrian /* Underflow power gets clamped at raw value 0 */ 1150219393Sadrian /* Overflow power gets camped at AR5416_MAX_RATE_POWER */ 1151249580Sadrian for (i = 0; i < N(AH5416(ah)->ah_ratesArray); i++) { 1152219393Sadrian /* 1153219393Sadrian * + pwr_table_offset is in dBm 1154219393Sadrian * + ratesArray is in 1/2 dBm 1155219393Sadrian */ 1156249580Sadrian AH5416(ah)->ah_ratesArray[i] -= (pwr_table_offset * 2); 1157249580Sadrian if (AH5416(ah)->ah_ratesArray[i] < 0) 1158249580Sadrian AH5416(ah)->ah_ratesArray[i] = 0; 1159249580Sadrian else if (AH5416(ah)->ah_ratesArray[i] > AR5416_MAX_RATE_POWER) 1160249580Sadrian AH5416(ah)->ah_ratesArray[i] = AR5416_MAX_RATE_POWER; 1161219393Sadrian } 1162219393Sadrian } 1163219393Sadrian 1164219393Sadrian /* 1165219393Sadrian * Adjust rates for OLC where needed 1166219393Sadrian * 1167219393Sadrian * The following CCK rates need adjusting when doing 2.4ghz 1168219393Sadrian * CCK transmission. 1169219393Sadrian * 1170219393Sadrian * + rate2s, rate2l, rate1l, rate11s, rate11l, rate5_5s, rate5_5l 1171219393Sadrian * + rateExtCck, rateDupCck 1172219393Sadrian * 1173219393Sadrian * They're adjusted here regardless. The hardware then gets 1174219393Sadrian * programmed as needed. 5GHz operation doesn't program in CCK 1175219393Sadrian * rates for legacy mode but they seem to be initialised for 1176219393Sadrian * HT40 regardless of channel type. 1177219393Sadrian */ 1178219393Sadrian if (AR_SREV_MERLIN_20_OR_LATER(ah) && 1179219393Sadrian ath_hal_eepromGetFlag(ah, AR_EEP_OL_PWRCTRL)) { 1180219393Sadrian int adj[] = { 1181219393Sadrian rate2s, rate2l, rate1l, rate11s, rate11l, 1182219393Sadrian rate5_5s, rate5_5l, rateExtCck, rateDupCck 1183219393Sadrian }; 1184219393Sadrian int cck_ofdm_delta = 2; 1185219393Sadrian int i; 1186219393Sadrian for (i = 0; i < N(adj); i++) { 1187249580Sadrian AH5416(ah)->ah_ratesArray[adj[i]] -= cck_ofdm_delta; 1188249580Sadrian if (AH5416(ah)->ah_ratesArray[adj[i]] < 0) 1189249580Sadrian AH5416(ah)->ah_ratesArray[adj[i]] = 0; 1190219393Sadrian } 1191219393Sadrian } 1192219393Sadrian 1193220988Sadrian /* 1194220988Sadrian * Adjust the HT40 power to meet the correct target TX power 1195220988Sadrian * for 40MHz mode, based on TX power curves that are established 1196220988Sadrian * for 20MHz mode. 1197220988Sadrian * 1198220988Sadrian * XXX handle overflow/too high power level? 1199220988Sadrian */ 1200220988Sadrian if (IEEE80211_IS_CHAN_HT40(chan)) { 1201249580Sadrian AH5416(ah)->ah_ratesArray[rateHt40_0] += 1202249580Sadrian AH5416(ah)->ah_ht40PowerIncForPdadc; 1203249580Sadrian AH5416(ah)->ah_ratesArray[rateHt40_1] += 1204249580Sadrian AH5416(ah)->ah_ht40PowerIncForPdadc; 1205249580Sadrian AH5416(ah)->ah_ratesArray[rateHt40_2] += AH5416(ah)->ah_ht40PowerIncForPdadc; 1206249580Sadrian AH5416(ah)->ah_ratesArray[rateHt40_3] += AH5416(ah)->ah_ht40PowerIncForPdadc; 1207249580Sadrian AH5416(ah)->ah_ratesArray[rateHt40_4] += AH5416(ah)->ah_ht40PowerIncForPdadc; 1208249580Sadrian AH5416(ah)->ah_ratesArray[rateHt40_5] += AH5416(ah)->ah_ht40PowerIncForPdadc; 1209249580Sadrian AH5416(ah)->ah_ratesArray[rateHt40_6] += AH5416(ah)->ah_ht40PowerIncForPdadc; 1210249580Sadrian AH5416(ah)->ah_ratesArray[rateHt40_7] += AH5416(ah)->ah_ht40PowerIncForPdadc; 1211185377Ssam } 1212185377Ssam 1213220988Sadrian /* Write the TX power rate registers */ 1214249580Sadrian ar5416WriteTxPowerRateRegisters(ah, chan, AH5416(ah)->ah_ratesArray); 1215185377Ssam 1216185377Ssam /* Write the Power subtraction for dynamic chain changing, for per-packet powertx */ 1217203882Srpaulo OS_REG_WRITE(ah, AR_PHY_POWER_TX_SUB, 1218203882Srpaulo POW_SM(pModal->pwrDecreaseFor3Chain, 6) 1219203882Srpaulo | POW_SM(pModal->pwrDecreaseFor2Chain, 0) 1220203882Srpaulo ); 1221185377Ssam return AH_TRUE; 1222185377Ssam#undef POW_SM 1223185377Ssam#undef N 1224185377Ssam} 1225185377Ssam 1226185377Ssam/* 1227185377Ssam * Exported call to check for a recent gain reading and return 1228185377Ssam * the current state of the thermal calibration gain engine. 1229185377Ssam */ 1230185377SsamHAL_RFGAIN 1231185377Ssamar5416GetRfgain(struct ath_hal *ah) 1232185377Ssam{ 1233233329Sadrian 1234233329Sadrian return (HAL_RFGAIN_INACTIVE); 1235185377Ssam} 1236185377Ssam 1237185377Ssam/* 1238185377Ssam * Places all of hardware into reset 1239185377Ssam */ 1240185377SsamHAL_BOOL 1241185377Ssamar5416Disable(struct ath_hal *ah) 1242185377Ssam{ 1243233329Sadrian 1244227080Sadrian if (!ar5416SetPowerMode(ah, HAL_PM_AWAKE, AH_TRUE)) 1245185377Ssam return AH_FALSE; 1246221620Sadrian if (! ar5416SetResetReg(ah, HAL_RESET_COLD)) 1247221620Sadrian return AH_FALSE; 1248221620Sadrian 1249221620Sadrian AH5416(ah)->ah_initPLL(ah, AH_NULL); 1250233329Sadrian return (AH_TRUE); 1251185377Ssam} 1252185377Ssam 1253185377Ssam/* 1254185377Ssam * Places the PHY and Radio chips into reset. A full reset 1255185377Ssam * must be called to leave this state. The PCI/MAC/PCU are 1256185377Ssam * not placed into reset as we must receive interrupt to 1257185377Ssam * re-enable the hardware. 1258185377Ssam */ 1259185377SsamHAL_BOOL 1260185377Ssamar5416PhyDisable(struct ath_hal *ah) 1261185377Ssam{ 1262233329Sadrian 1263221620Sadrian if (! ar5416SetResetReg(ah, HAL_RESET_WARM)) 1264221620Sadrian return AH_FALSE; 1265221620Sadrian 1266221620Sadrian AH5416(ah)->ah_initPLL(ah, AH_NULL); 1267233329Sadrian return (AH_TRUE); 1268185377Ssam} 1269185377Ssam 1270185377Ssam/* 1271185377Ssam * Write the given reset bit mask into the reset register 1272185377Ssam */ 1273185377SsamHAL_BOOL 1274185377Ssamar5416SetResetReg(struct ath_hal *ah, uint32_t type) 1275185377Ssam{ 1276227388Sadrian /* 1277227388Sadrian * Set force wake 1278227388Sadrian */ 1279227388Sadrian OS_REG_WRITE(ah, AR_RTC_FORCE_WAKE, 1280227388Sadrian AR_RTC_FORCE_WAKE_EN | AR_RTC_FORCE_WAKE_ON_INT); 1281227388Sadrian 1282185377Ssam switch (type) { 1283185377Ssam case HAL_RESET_POWER_ON: 1284185377Ssam return ar5416SetResetPowerOn(ah); 1285185377Ssam case HAL_RESET_WARM: 1286185377Ssam case HAL_RESET_COLD: 1287185377Ssam return ar5416SetReset(ah, type); 1288185377Ssam default: 1289189747Ssam HALASSERT(AH_FALSE); 1290185377Ssam return AH_FALSE; 1291185377Ssam } 1292185377Ssam} 1293185377Ssam 1294185377Ssamstatic HAL_BOOL 1295185377Ssamar5416SetResetPowerOn(struct ath_hal *ah) 1296185377Ssam{ 1297185377Ssam /* Power On Reset (Hard Reset) */ 1298185377Ssam 1299185377Ssam /* 1300185377Ssam * Set force wake 1301185377Ssam * 1302185377Ssam * If the MAC was running, previously calling 1303185377Ssam * reset will wake up the MAC but it may go back to sleep 1304185377Ssam * before we can start polling. 1305185377Ssam * Set force wake stops that 1306185377Ssam * This must be called before initiating a hard reset. 1307185377Ssam */ 1308185377Ssam OS_REG_WRITE(ah, AR_RTC_FORCE_WAKE, 1309185377Ssam AR_RTC_FORCE_WAKE_EN | AR_RTC_FORCE_WAKE_ON_INT); 1310185377Ssam 1311185377Ssam /* 1312227388Sadrian * PowerOn reset can be used in open loop power control or failure recovery. 1313227388Sadrian * If we do RTC reset while DMA is still running, hardware may corrupt memory. 1314227388Sadrian * Therefore, we need to reset AHB first to stop DMA. 1315185377Ssam */ 1316221163Sadrian if (! AR_SREV_HOWL(ah)) 1317221163Sadrian OS_REG_WRITE(ah, AR_RC, AR_RC_AHB); 1318227388Sadrian /* 1319227388Sadrian * RTC reset and clear 1320227388Sadrian */ 1321185377Ssam OS_REG_WRITE(ah, AR_RTC_RESET, 0); 1322185377Ssam OS_DELAY(20); 1323208711Srpaulo 1324221163Sadrian if (! AR_SREV_HOWL(ah)) 1325221163Sadrian OS_REG_WRITE(ah, AR_RC, 0); 1326221163Sadrian 1327185377Ssam OS_REG_WRITE(ah, AR_RTC_RESET, 1); 1328185377Ssam 1329185377Ssam /* 1330185377Ssam * Poll till RTC is ON 1331185377Ssam */ 1332185377Ssam if (!ath_hal_wait(ah, AR_RTC_STATUS, AR_RTC_PM_STATUS_M, AR_RTC_STATUS_ON)) { 1333185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, "%s: RTC not waking up\n", __func__); 1334185377Ssam return AH_FALSE; 1335185377Ssam } 1336185377Ssam 1337185377Ssam return ar5416SetReset(ah, HAL_RESET_COLD); 1338185377Ssam} 1339185377Ssam 1340185377Ssamstatic HAL_BOOL 1341185377Ssamar5416SetReset(struct ath_hal *ah, int type) 1342185377Ssam{ 1343195426Ssam uint32_t tmpReg, mask; 1344221163Sadrian uint32_t rst_flags; 1345185377Ssam 1346221163Sadrian#ifdef AH_SUPPORT_AR9130 /* Because of the AR9130 specific registers */ 1347221163Sadrian if (AR_SREV_HOWL(ah)) { 1348221163Sadrian HALDEBUG(ah, HAL_DEBUG_ANY, "[ath] HOWL: Fiddling with derived clk!\n"); 1349221163Sadrian uint32_t val = OS_REG_READ(ah, AR_RTC_DERIVED_CLK); 1350221163Sadrian val &= ~AR_RTC_DERIVED_CLK_PERIOD; 1351221163Sadrian val |= SM(1, AR_RTC_DERIVED_CLK_PERIOD); 1352221163Sadrian OS_REG_WRITE(ah, AR_RTC_DERIVED_CLK, val); 1353221163Sadrian (void) OS_REG_READ(ah, AR_RTC_DERIVED_CLK); 1354221163Sadrian } 1355221163Sadrian#endif /* AH_SUPPORT_AR9130 */ 1356221163Sadrian 1357185377Ssam /* 1358185377Ssam * Force wake 1359185377Ssam */ 1360185377Ssam OS_REG_WRITE(ah, AR_RTC_FORCE_WAKE, 1361185377Ssam AR_RTC_FORCE_WAKE_EN | AR_RTC_FORCE_WAKE_ON_INT); 1362185377Ssam 1363221163Sadrian#ifdef AH_SUPPORT_AR9130 1364221163Sadrian if (AR_SREV_HOWL(ah)) { 1365221163Sadrian rst_flags = AR_RTC_RC_MAC_WARM | AR_RTC_RC_MAC_COLD | 1366221163Sadrian AR_RTC_RC_COLD_RESET | AR_RTC_RC_WARM_RESET; 1367185377Ssam } else { 1368221163Sadrian#endif /* AH_SUPPORT_AR9130 */ 1369221163Sadrian /* 1370221163Sadrian * Reset AHB 1371227388Sadrian * 1372227388Sadrian * (In case the last interrupt source was a bus timeout.) 1373227388Sadrian * XXX TODO: this is not the way to do it! It should be recorded 1374227388Sadrian * XXX by the interrupt handler and passed _into_ the 1375227388Sadrian * XXX reset path routine so this occurs. 1376221163Sadrian */ 1377221163Sadrian tmpReg = OS_REG_READ(ah, AR_INTR_SYNC_CAUSE); 1378221163Sadrian if (tmpReg & (AR_INTR_SYNC_LOCAL_TIMEOUT|AR_INTR_SYNC_RADM_CPL_TIMEOUT)) { 1379221163Sadrian OS_REG_WRITE(ah, AR_INTR_SYNC_ENABLE, 0); 1380221163Sadrian OS_REG_WRITE(ah, AR_RC, AR_RC_AHB|AR_RC_HOSTIF); 1381221163Sadrian } else { 1382221163Sadrian OS_REG_WRITE(ah, AR_RC, AR_RC_AHB); 1383221163Sadrian } 1384221163Sadrian rst_flags = AR_RTC_RC_MAC_WARM; 1385221163Sadrian if (type == HAL_RESET_COLD) 1386221163Sadrian rst_flags |= AR_RTC_RC_MAC_COLD; 1387221163Sadrian#ifdef AH_SUPPORT_AR9130 1388185377Ssam } 1389221163Sadrian#endif /* AH_SUPPORT_AR9130 */ 1390185377Ssam 1391221163Sadrian OS_REG_WRITE(ah, AR_RTC_RC, rst_flags); 1392185377Ssam 1393221479Sadrian if (AR_SREV_HOWL(ah)) 1394221479Sadrian OS_DELAY(10000); 1395221479Sadrian else 1396221479Sadrian OS_DELAY(100); 1397221479Sadrian 1398185377Ssam /* 1399185377Ssam * Clear resets and force wakeup 1400185377Ssam */ 1401185377Ssam OS_REG_WRITE(ah, AR_RTC_RC, 0); 1402185377Ssam if (!ath_hal_wait(ah, AR_RTC_RC, AR_RTC_RC_M, 0)) { 1403185377Ssam HALDEBUG(ah, HAL_DEBUG_ANY, "%s: RTC stuck in MAC reset\n", __func__); 1404185377Ssam return AH_FALSE; 1405185377Ssam } 1406185377Ssam 1407185377Ssam /* Clear AHB reset */ 1408221163Sadrian if (! AR_SREV_HOWL(ah)) 1409221163Sadrian OS_REG_WRITE(ah, AR_RC, 0); 1410185377Ssam 1411221163Sadrian if (AR_SREV_HOWL(ah)) 1412221163Sadrian OS_DELAY(50); 1413221163Sadrian 1414221163Sadrian if (AR_SREV_HOWL(ah)) { 1415221163Sadrian uint32_t mask; 1416221163Sadrian mask = OS_REG_READ(ah, AR_CFG); 1417221163Sadrian if (mask & (AR_CFG_SWRB | AR_CFG_SWTB | AR_CFG_SWRG)) { 1418221163Sadrian HALDEBUG(ah, HAL_DEBUG_RESET, 1419221163Sadrian "CFG Byte Swap Set 0x%x\n", mask); 1420221163Sadrian } else { 1421221163Sadrian mask = 1422221163Sadrian INIT_CONFIG_STATUS | AR_CFG_SWRB | AR_CFG_SWTB; 1423221163Sadrian OS_REG_WRITE(ah, AR_CFG, mask); 1424221163Sadrian HALDEBUG(ah, HAL_DEBUG_RESET, 1425221163Sadrian "Setting CFG 0x%x\n", OS_REG_READ(ah, AR_CFG)); 1426221163Sadrian } 1427221163Sadrian } else { 1428195426Ssam if (type == HAL_RESET_COLD) { 1429195426Ssam if (isBigEndian()) { 1430195426Ssam /* 1431234450Sadrian * Set CFG, little-endian for descriptor accesses. 1432195426Ssam */ 1433234450Sadrian mask = INIT_CONFIG_STATUS | AR_CFG_SWRD; 1434185377Ssam#ifndef AH_NEED_DESC_SWAP 1435195426Ssam mask |= AR_CFG_SWTD; 1436185377Ssam#endif 1437195426Ssam HALDEBUG(ah, HAL_DEBUG_RESET, 1438195426Ssam "%s Applying descriptor swap\n", __func__); 1439234450Sadrian OS_REG_WRITE(ah, AR_CFG, mask); 1440195426Ssam } else 1441195426Ssam OS_REG_WRITE(ah, AR_CFG, INIT_CONFIG_STATUS); 1442185377Ssam } 1443221163Sadrian } 1444185377Ssam 1445185377Ssam return AH_TRUE; 1446185377Ssam} 1447185377Ssam 1448217879Sadrianvoid 1449217879Sadrianar5416InitChainMasks(struct ath_hal *ah) 1450217879Sadrian{ 1451221616Sadrian int rx_chainmask = AH5416(ah)->ah_rx_chainmask; 1452221616Sadrian 1453221701Sadrian /* Flip this for this chainmask regardless of chip */ 1454221701Sadrian if (rx_chainmask == 0x5) 1455221616Sadrian OS_REG_SET_BIT(ah, AR_PHY_ANALOG_SWAP, AR_PHY_SWAP_ALT_CHAIN); 1456221616Sadrian 1457221616Sadrian /* 1458221616Sadrian * Workaround for OWL 1.0 calibration failure; enable multi-chain; 1459221616Sadrian * then set true mask after calibration. 1460221616Sadrian */ 1461221616Sadrian if (IS_5416V1(ah) && (rx_chainmask == 0x5 || rx_chainmask == 0x3)) { 1462221616Sadrian OS_REG_WRITE(ah, AR_PHY_RX_CHAINMASK, 0x7); 1463221616Sadrian OS_REG_WRITE(ah, AR_PHY_CAL_CHAINMASK, 0x7); 1464221616Sadrian } else { 1465221616Sadrian OS_REG_WRITE(ah, AR_PHY_RX_CHAINMASK, AH5416(ah)->ah_rx_chainmask); 1466221616Sadrian OS_REG_WRITE(ah, AR_PHY_CAL_CHAINMASK, AH5416(ah)->ah_rx_chainmask); 1467221616Sadrian } 1468217879Sadrian OS_REG_WRITE(ah, AR_SELFGEN_MASK, AH5416(ah)->ah_tx_chainmask); 1469221163Sadrian 1470221616Sadrian if (AH5416(ah)->ah_tx_chainmask == 0x5) 1471221616Sadrian OS_REG_SET_BIT(ah, AR_PHY_ANALOG_SWAP, AR_PHY_SWAP_ALT_CHAIN); 1472221616Sadrian 1473221163Sadrian if (AR_SREV_HOWL(ah)) { 1474221163Sadrian OS_REG_WRITE(ah, AR_PHY_ANALOG_SWAP, 1475221163Sadrian OS_REG_READ(ah, AR_PHY_ANALOG_SWAP) | 0x00000001); 1476221163Sadrian } 1477217879Sadrian} 1478217879Sadrian 1479221616Sadrian/* 1480221616Sadrian * Work-around for Owl 1.0 calibration failure. 1481221616Sadrian * 1482221616Sadrian * ar5416InitChainMasks sets the RX chainmask to 0x7 if it's Owl 1.0 1483221616Sadrian * due to init calibration failures. ar5416RestoreChainMask restores 1484221616Sadrian * these registers to the correct setting. 1485221616Sadrian */ 1486217882Sadrianvoid 1487217882Sadrianar5416RestoreChainMask(struct ath_hal *ah) 1488217882Sadrian{ 1489217882Sadrian int rx_chainmask = AH5416(ah)->ah_rx_chainmask; 1490217882Sadrian 1491221616Sadrian if (IS_5416V1(ah) && (rx_chainmask == 0x5 || rx_chainmask == 0x3)) { 1492217882Sadrian OS_REG_WRITE(ah, AR_PHY_RX_CHAINMASK, rx_chainmask); 1493217882Sadrian OS_REG_WRITE(ah, AR_PHY_CAL_CHAINMASK, rx_chainmask); 1494217882Sadrian } 1495217882Sadrian} 1496217882Sadrian 1497220990Sadrianvoid 1498187831Ssamar5416InitPLL(struct ath_hal *ah, const struct ieee80211_channel *chan) 1499185377Ssam{ 1500224243Sadrian uint32_t pll = AR_RTC_PLL_REFDIV_5 | AR_RTC_PLL_DIV2; 1501224243Sadrian if (chan != AH_NULL) { 1502224243Sadrian if (IEEE80211_IS_CHAN_HALF(chan)) 1503224243Sadrian pll |= SM(0x1, AR_RTC_PLL_CLKSEL); 1504224243Sadrian else if (IEEE80211_IS_CHAN_QUARTER(chan)) 1505224243Sadrian pll |= SM(0x2, AR_RTC_PLL_CLKSEL); 1506185377Ssam 1507224243Sadrian if (IEEE80211_IS_CHAN_5GHZ(chan)) 1508224243Sadrian pll |= SM(0xa, AR_RTC_PLL_DIV); 1509224243Sadrian else 1510185377Ssam pll |= SM(0xb, AR_RTC_PLL_DIV); 1511224243Sadrian } else 1512224243Sadrian pll |= SM(0xb, AR_RTC_PLL_DIV); 1513224243Sadrian 1514185377Ssam OS_REG_WRITE(ah, AR_RTC_PLL_CONTROL, pll); 1515185377Ssam 1516185377Ssam /* TODO: 1517185377Ssam * For multi-band owl, switch between bands by reiniting the PLL. 1518185377Ssam */ 1519185377Ssam 1520185377Ssam OS_DELAY(RTC_PLL_SETTLE_DELAY); 1521185377Ssam 1522185377Ssam OS_REG_WRITE(ah, AR_RTC_SLEEP_CLK, AR_RTC_SLEEP_DERIVED_CLK); 1523185377Ssam} 1524185377Ssam 1525218420Sadrianstatic void 1526218420Sadrianar5416SetDefGainValues(struct ath_hal *ah, 1527218420Sadrian const MODAL_EEP_HEADER *pModal, 1528218420Sadrian const struct ar5416eeprom *eep, 1529218420Sadrian uint8_t txRxAttenLocal, int regChainOffset, int i) 1530218420Sadrian{ 1531233329Sadrian 1532218420Sadrian if (IS_EEP_MINOR_V3(ah)) { 1533218420Sadrian txRxAttenLocal = pModal->txRxAttenCh[i]; 1534218420Sadrian 1535221875Sadrian if (AR_SREV_MERLIN_10_OR_LATER(ah)) { 1536218420Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_GAIN_2GHZ + regChainOffset, 1537218420Sadrian AR_PHY_GAIN_2GHZ_XATTEN1_MARGIN, 1538218420Sadrian pModal->bswMargin[i]); 1539218420Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_GAIN_2GHZ + regChainOffset, 1540218420Sadrian AR_PHY_GAIN_2GHZ_XATTEN1_DB, 1541218420Sadrian pModal->bswAtten[i]); 1542218420Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_GAIN_2GHZ + regChainOffset, 1543218420Sadrian AR_PHY_GAIN_2GHZ_XATTEN2_MARGIN, 1544218420Sadrian pModal->xatten2Margin[i]); 1545218420Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_GAIN_2GHZ + regChainOffset, 1546218420Sadrian AR_PHY_GAIN_2GHZ_XATTEN2_DB, 1547218420Sadrian pModal->xatten2Db[i]); 1548218420Sadrian } else { 1549219854Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_GAIN_2GHZ + regChainOffset, 1550219854Sadrian AR_PHY_GAIN_2GHZ_BSW_MARGIN, 1551219854Sadrian pModal->bswMargin[i]); 1552219854Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_GAIN_2GHZ + regChainOffset, 1553219854Sadrian AR_PHY_GAIN_2GHZ_BSW_ATTEN, 1554219854Sadrian pModal->bswAtten[i]); 1555218420Sadrian } 1556218420Sadrian } 1557218420Sadrian 1558221875Sadrian if (AR_SREV_MERLIN_10_OR_LATER(ah)) { 1559218420Sadrian OS_REG_RMW_FIELD(ah, 1560218420Sadrian AR_PHY_RXGAIN + regChainOffset, 1561218420Sadrian AR9280_PHY_RXGAIN_TXRX_ATTEN, txRxAttenLocal); 1562218420Sadrian OS_REG_RMW_FIELD(ah, 1563218420Sadrian AR_PHY_RXGAIN + regChainOffset, 1564218420Sadrian AR9280_PHY_RXGAIN_TXRX_MARGIN, pModal->rxTxMarginCh[i]); 1565218420Sadrian } else { 1566219854Sadrian OS_REG_RMW_FIELD(ah, 1567218420Sadrian AR_PHY_RXGAIN + regChainOffset, 1568219854Sadrian AR_PHY_RXGAIN_TXRX_ATTEN, txRxAttenLocal); 1569219854Sadrian OS_REG_RMW_FIELD(ah, 1570218420Sadrian AR_PHY_GAIN_2GHZ + regChainOffset, 1571219854Sadrian AR_PHY_GAIN_2GHZ_RXTX_MARGIN, pModal->rxTxMarginCh[i]); 1572218420Sadrian } 1573218420Sadrian} 1574218420Sadrian 1575219393Sadrian/* 1576219393Sadrian * Get the register chain offset for the given chain. 1577219393Sadrian * 1578219393Sadrian * Take into account the register chain swapping with AR5416 v2.0. 1579219393Sadrian * 1580219393Sadrian * XXX make sure that the reg chain swapping is only done for 1581219393Sadrian * XXX AR5416 v2.0 or greater, and not later chips? 1582219393Sadrian */ 1583219393Sadrianint 1584219393Sadrianar5416GetRegChainOffset(struct ath_hal *ah, int i) 1585219393Sadrian{ 1586219393Sadrian int regChainOffset; 1587218420Sadrian 1588221574Sadrian if (AR_SREV_5416_V20_OR_LATER(ah) && 1589219393Sadrian (AH5416(ah)->ah_rx_chainmask == 0x5 || 1590219393Sadrian AH5416(ah)->ah_tx_chainmask == 0x5) && (i != 0)) { 1591219393Sadrian /* Regs are swapped from chain 2 to 1 for 5416 2_0 with 1592219393Sadrian * only chains 0 and 2 populated 1593219393Sadrian */ 1594219393Sadrian regChainOffset = (i == 1) ? 0x2000 : 0x1000; 1595219393Sadrian } else { 1596219393Sadrian regChainOffset = i * 0x1000; 1597219393Sadrian } 1598218420Sadrian 1599219393Sadrian return regChainOffset; 1600219393Sadrian} 1601219393Sadrian 1602185377Ssam/* 1603185377Ssam * Read EEPROM header info and program the device for correct operation 1604185377Ssam * given the channel value. 1605185377Ssam */ 1606203930SrpauloHAL_BOOL 1607187831Ssamar5416SetBoardValues(struct ath_hal *ah, const struct ieee80211_channel *chan) 1608185377Ssam{ 1609203882Srpaulo const HAL_EEPROM_v14 *ee = AH_PRIVATE(ah)->ah_eeprom; 1610203882Srpaulo const struct ar5416eeprom *eep = &ee->ee_base; 1611185377Ssam const MODAL_EEP_HEADER *pModal; 1612203882Srpaulo int i, regChainOffset; 1613185377Ssam uint8_t txRxAttenLocal; /* workaround for eeprom versions <= 14.2 */ 1614185377Ssam 1615185377Ssam HALASSERT(AH_PRIVATE(ah)->ah_eeversion >= AR_EEPROM_VER14_1); 1616203882Srpaulo pModal = &eep->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)]; 1617185377Ssam 1618187831Ssam /* NB: workaround for eeprom versions <= 14.2 */ 1619187831Ssam txRxAttenLocal = IEEE80211_IS_CHAN_2GHZ(chan) ? 23 : 44; 1620185377Ssam 1621203882Srpaulo OS_REG_WRITE(ah, AR_PHY_SWITCH_COM, pModal->antCtrlCommon); 1622185377Ssam for (i = 0; i < AR5416_MAX_CHAINS; i++) { 1623203882Srpaulo if (AR_SREV_MERLIN(ah)) { 1624203882Srpaulo if (i >= 2) break; 1625203882Srpaulo } 1626219393Sadrian regChainOffset = ar5416GetRegChainOffset(ah, i); 1627185377Ssam 1628203882Srpaulo OS_REG_WRITE(ah, AR_PHY_SWITCH_CHAIN_0 + regChainOffset, pModal->antCtrlChain[i]); 1629218420Sadrian 1630185377Ssam OS_REG_WRITE(ah, AR_PHY_TIMING_CTRL4 + regChainOffset, 1631185377Ssam (OS_REG_READ(ah, AR_PHY_TIMING_CTRL4 + regChainOffset) & 1632185377Ssam ~(AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF | AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF)) | 1633203882Srpaulo SM(pModal->iqCalICh[i], AR_PHY_TIMING_CTRL4_IQCORR_Q_I_COFF) | 1634203882Srpaulo SM(pModal->iqCalQCh[i], AR_PHY_TIMING_CTRL4_IQCORR_Q_Q_COFF)); 1635185377Ssam 1636185377Ssam /* 1637221875Sadrian * Large signal upgrade, 1638221875Sadrian * If 14.3 or later EEPROM, use 1639221875Sadrian * txRxAttenLocal = pModal->txRxAttenCh[i] 1640221875Sadrian * else txRxAttenLocal is fixed value above. 1641185377Ssam */ 1642185377Ssam 1643221574Sadrian if ((i == 0) || AR_SREV_5416_V20_OR_LATER(ah)) 1644218420Sadrian ar5416SetDefGainValues(ah, pModal, eep, txRxAttenLocal, regChainOffset, i); 1645203159Srpaulo 1646185377Ssam } 1647185377Ssam 1648221875Sadrian if (AR_SREV_MERLIN_10_OR_LATER(ah)) { 1649218420Sadrian if (IEEE80211_IS_CHAN_2GHZ(chan)) { 1650218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_RF2G1_CH0, AR_AN_RF2G1_CH0_OB, pModal->ob); 1651218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_RF2G1_CH0, AR_AN_RF2G1_CH0_DB, pModal->db); 1652218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_RF2G1_CH1, AR_AN_RF2G1_CH1_OB, pModal->ob_ch1); 1653218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_RF2G1_CH1, AR_AN_RF2G1_CH1_DB, pModal->db_ch1); 1654218420Sadrian } else { 1655218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_RF5G1_CH0, AR_AN_RF5G1_CH0_OB5, pModal->ob); 1656218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_RF5G1_CH0, AR_AN_RF5G1_CH0_DB5, pModal->db); 1657218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_RF5G1_CH1, AR_AN_RF5G1_CH1_OB5, pModal->ob_ch1); 1658218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_RF5G1_CH1, AR_AN_RF5G1_CH1_DB5, pModal->db_ch1); 1659218420Sadrian } 1660218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_TOP2, AR_AN_TOP2_XPABIAS_LVL, pModal->xpaBiasLvl); 1661220955Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_TOP2, AR_AN_TOP2_LOCALBIAS, 1662220955Sadrian !!(pModal->flagBits & AR5416_EEP_FLAG_LOCALBIAS)); 1663220955Sadrian OS_A_REG_RMW_FIELD(ah, AR_PHY_XPA_CFG, AR_PHY_FORCE_XPA_CFG, 1664220955Sadrian !!(pModal->flagBits & AR5416_EEP_FLAG_FORCEXPAON)); 1665218420Sadrian } 1666218420Sadrian 1667203882Srpaulo OS_REG_RMW_FIELD(ah, AR_PHY_SETTLING, AR_PHY_SETTLING_SWITCH, pModal->switchSettling); 1668203882Srpaulo OS_REG_RMW_FIELD(ah, AR_PHY_DESIRED_SZ, AR_PHY_DESIRED_SZ_ADC, pModal->adcDesiredSize); 1669218420Sadrian 1670221875Sadrian if (! AR_SREV_MERLIN_10_OR_LATER(ah)) 1671218420Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_DESIRED_SZ, AR_PHY_DESIRED_SZ_PGA, pModal->pgaDesiredSize); 1672218420Sadrian 1673185377Ssam OS_REG_WRITE(ah, AR_PHY_RF_CTL4, 1674203882Srpaulo SM(pModal->txEndToXpaOff, AR_PHY_RF_CTL4_TX_END_XPAA_OFF) 1675203882Srpaulo | SM(pModal->txEndToXpaOff, AR_PHY_RF_CTL4_TX_END_XPAB_OFF) 1676203882Srpaulo | SM(pModal->txFrameToXpaOn, AR_PHY_RF_CTL4_FRAME_XPAA_ON) 1677203882Srpaulo | SM(pModal->txFrameToXpaOn, AR_PHY_RF_CTL4_FRAME_XPAB_ON)); 1678185377Ssam 1679221875Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_RF_CTL3, AR_PHY_TX_END_TO_A2_RX_ON, 1680221875Sadrian pModal->txEndToRxOn); 1681185377Ssam 1682185377Ssam if (AR_SREV_MERLIN_10_OR_LATER(ah)) { 1683185377Ssam OS_REG_RMW_FIELD(ah, AR_PHY_CCA, AR9280_PHY_CCA_THRESH62, 1684203882Srpaulo pModal->thresh62); 1685185377Ssam OS_REG_RMW_FIELD(ah, AR_PHY_EXT_CCA0, AR_PHY_EXT_CCA0_THRESH62, 1686203882Srpaulo pModal->thresh62); 1687185377Ssam } else { 1688185377Ssam OS_REG_RMW_FIELD(ah, AR_PHY_CCA, AR_PHY_CCA_THRESH62, 1689203882Srpaulo pModal->thresh62); 1690219860Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_EXT_CCA, AR_PHY_EXT_CCA_THRESH62, 1691203882Srpaulo pModal->thresh62); 1692185377Ssam } 1693185377Ssam 1694185377Ssam /* Minor Version Specific application */ 1695185377Ssam if (IS_EEP_MINOR_V2(ah)) { 1696221875Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_RF_CTL2, AR_PHY_TX_FRAME_TO_DATA_START, 1697221875Sadrian pModal->txFrameToDataStart); 1698221875Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_RF_CTL2, AR_PHY_TX_FRAME_TO_PA_ON, 1699221875Sadrian pModal->txFrameToPaOn); 1700185377Ssam } 1701218420Sadrian 1702218420Sadrian if (IS_EEP_MINOR_V3(ah) && IEEE80211_IS_CHAN_HT40(chan)) 1703185377Ssam /* Overwrite switch settling with HT40 value */ 1704221875Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_SETTLING, AR_PHY_SETTLING_SWITCH, 1705221875Sadrian pModal->swSettleHt40); 1706218420Sadrian 1707218420Sadrian if (AR_SREV_MERLIN_20_OR_LATER(ah) && EEP_MINOR(ah) >= AR5416_EEP_MINOR_VER_19) 1708218420Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_CCK_TX_CTRL, AR_PHY_CCK_TX_CTRL_TX_DAC_SCALE_CCK, pModal->miscBits); 1709218420Sadrian 1710218420Sadrian if (AR_SREV_MERLIN_20(ah) && EEP_MINOR(ah) >= AR5416_EEP_MINOR_VER_20) { 1711218420Sadrian if (IEEE80211_IS_CHAN_2GHZ(chan)) 1712221875Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_TOP1, AR_AN_TOP1_DACIPMODE, 1713221875Sadrian eep->baseEepHeader.dacLpMode); 1714218420Sadrian else if (eep->baseEepHeader.dacHiPwrMode_5G) 1715218420Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_TOP1, AR_AN_TOP1_DACIPMODE, 0); 1716218420Sadrian else 1717221875Sadrian OS_A_REG_RMW_FIELD(ah, AR_AN_TOP1, AR_AN_TOP1_DACIPMODE, 1718221875Sadrian eep->baseEepHeader.dacLpMode); 1719218420Sadrian 1720221875Sadrian OS_DELAY(100); 1721221875Sadrian 1722221875Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_FRAME_CTL, AR_PHY_FRAME_CTL_TX_CLIP, 1723221875Sadrian pModal->miscBits >> 2); 1724221875Sadrian OS_REG_RMW_FIELD(ah, AR_PHY_TX_PWRCTRL9, AR_PHY_TX_DESIRED_SCALE_CCK, 1725221875Sadrian eep->baseEepHeader.desiredScaleCCK); 1726185377Ssam } 1727218420Sadrian 1728233329Sadrian return (AH_TRUE); 1729185377Ssam} 1730185377Ssam 1731185377Ssam/* 1732185377Ssam * Helper functions common for AP/CB/XB 1733185377Ssam */ 1734185377Ssam 1735185377Ssam/* 1736221834Sadrian * Set the target power array "ratesArray" from the 1737221834Sadrian * given set of target powers. 1738221834Sadrian * 1739221834Sadrian * This is used by the various chipset/EEPROM TX power 1740221834Sadrian * setup routines. 1741221834Sadrian */ 1742221834Sadrianvoid 1743221834Sadrianar5416SetRatesArrayFromTargetPower(struct ath_hal *ah, 1744221834Sadrian const struct ieee80211_channel *chan, 1745221834Sadrian int16_t *ratesArray, 1746221834Sadrian const CAL_TARGET_POWER_LEG *targetPowerCck, 1747221834Sadrian const CAL_TARGET_POWER_LEG *targetPowerCckExt, 1748221834Sadrian const CAL_TARGET_POWER_LEG *targetPowerOfdm, 1749221834Sadrian const CAL_TARGET_POWER_LEG *targetPowerOfdmExt, 1750221834Sadrian const CAL_TARGET_POWER_HT *targetPowerHt20, 1751221834Sadrian const CAL_TARGET_POWER_HT *targetPowerHt40) 1752221834Sadrian{ 1753221834Sadrian#define N(a) (sizeof(a)/sizeof(a[0])) 1754221834Sadrian int i; 1755221834Sadrian 1756221834Sadrian /* Blank the rates array, to be consistent */ 1757221834Sadrian for (i = 0; i < Ar5416RateSize; i++) 1758221834Sadrian ratesArray[i] = 0; 1759221834Sadrian 1760221834Sadrian /* Set rates Array from collected data */ 1761221834Sadrian ratesArray[rate6mb] = ratesArray[rate9mb] = ratesArray[rate12mb] = 1762233329Sadrian ratesArray[rate18mb] = ratesArray[rate24mb] = 1763233329Sadrian targetPowerOfdm->tPow2x[0]; 1764221834Sadrian ratesArray[rate36mb] = targetPowerOfdm->tPow2x[1]; 1765221834Sadrian ratesArray[rate48mb] = targetPowerOfdm->tPow2x[2]; 1766221834Sadrian ratesArray[rate54mb] = targetPowerOfdm->tPow2x[3]; 1767221834Sadrian ratesArray[rateXr] = targetPowerOfdm->tPow2x[0]; 1768221834Sadrian 1769221834Sadrian for (i = 0; i < N(targetPowerHt20->tPow2x); i++) { 1770221834Sadrian ratesArray[rateHt20_0 + i] = targetPowerHt20->tPow2x[i]; 1771221834Sadrian } 1772221834Sadrian 1773221834Sadrian if (IEEE80211_IS_CHAN_2GHZ(chan)) { 1774221834Sadrian ratesArray[rate1l] = targetPowerCck->tPow2x[0]; 1775221834Sadrian ratesArray[rate2s] = ratesArray[rate2l] = targetPowerCck->tPow2x[1]; 1776221834Sadrian ratesArray[rate5_5s] = ratesArray[rate5_5l] = targetPowerCck->tPow2x[2]; 1777221834Sadrian ratesArray[rate11s] = ratesArray[rate11l] = targetPowerCck->tPow2x[3]; 1778221834Sadrian } 1779221834Sadrian if (IEEE80211_IS_CHAN_HT40(chan)) { 1780221834Sadrian for (i = 0; i < N(targetPowerHt40->tPow2x); i++) { 1781221834Sadrian ratesArray[rateHt40_0 + i] = targetPowerHt40->tPow2x[i]; 1782221834Sadrian } 1783221834Sadrian ratesArray[rateDupOfdm] = targetPowerHt40->tPow2x[0]; 1784221834Sadrian ratesArray[rateDupCck] = targetPowerHt40->tPow2x[0]; 1785221834Sadrian ratesArray[rateExtOfdm] = targetPowerOfdmExt->tPow2x[0]; 1786221834Sadrian if (IEEE80211_IS_CHAN_2GHZ(chan)) { 1787221834Sadrian ratesArray[rateExtCck] = targetPowerCckExt->tPow2x[0]; 1788221834Sadrian } 1789221834Sadrian } 1790221834Sadrian#undef N 1791221834Sadrian} 1792221834Sadrian 1793221834Sadrian/* 1794185377Ssam * ar5416SetPowerPerRateTable 1795185377Ssam * 1796185377Ssam * Sets the transmit power in the baseband for the given 1797185377Ssam * operating channel and mode. 1798185377Ssam */ 1799203882Srpaulostatic HAL_BOOL 1800185377Ssamar5416SetPowerPerRateTable(struct ath_hal *ah, struct ar5416eeprom *pEepData, 1801187831Ssam const struct ieee80211_channel *chan, 1802185377Ssam int16_t *ratesArray, uint16_t cfgCtl, 1803185377Ssam uint16_t AntennaReduction, 1804185377Ssam uint16_t twiceMaxRegulatoryPower, 1805185377Ssam uint16_t powerLimit) 1806185377Ssam{ 1807185377Ssam#define N(a) (sizeof(a)/sizeof(a[0])) 1808185377Ssam/* Local defines to distinguish between extension and control CTL's */ 1809185377Ssam#define EXT_ADDITIVE (0x8000) 1810185377Ssam#define CTL_11A_EXT (CTL_11A | EXT_ADDITIVE) 1811185377Ssam#define CTL_11G_EXT (CTL_11G | EXT_ADDITIVE) 1812185377Ssam#define CTL_11B_EXT (CTL_11B | EXT_ADDITIVE) 1813185377Ssam 1814185377Ssam uint16_t twiceMaxEdgePower = AR5416_MAX_RATE_POWER; 1815185377Ssam int i; 1816185377Ssam int16_t twiceLargestAntenna; 1817185377Ssam CAL_CTL_DATA *rep; 1818185377Ssam CAL_TARGET_POWER_LEG targetPowerOfdm, targetPowerCck = {0, {0, 0, 0, 0}}; 1819185377Ssam CAL_TARGET_POWER_LEG targetPowerOfdmExt = {0, {0, 0, 0, 0}}, targetPowerCckExt = {0, {0, 0, 0, 0}}; 1820185377Ssam CAL_TARGET_POWER_HT targetPowerHt20, targetPowerHt40 = {0, {0, 0, 0, 0}}; 1821185377Ssam int16_t scaledPower, minCtlPower; 1822185377Ssam 1823185377Ssam#define SUB_NUM_CTL_MODES_AT_5G_40 2 /* excluding HT40, EXT-OFDM */ 1824185377Ssam#define SUB_NUM_CTL_MODES_AT_2G_40 3 /* excluding HT40, EXT-OFDM, EXT-CCK */ 1825185377Ssam static const uint16_t ctlModesFor11a[] = { 1826185377Ssam CTL_11A, CTL_5GHT20, CTL_11A_EXT, CTL_5GHT40 1827185377Ssam }; 1828185377Ssam static const uint16_t ctlModesFor11g[] = { 1829185377Ssam CTL_11B, CTL_11G, CTL_2GHT20, CTL_11B_EXT, CTL_11G_EXT, CTL_2GHT40 1830185377Ssam }; 1831185377Ssam const uint16_t *pCtlMode; 1832185377Ssam uint16_t numCtlModes, ctlMode, freq; 1833185377Ssam CHAN_CENTERS centers; 1834185377Ssam 1835185377Ssam ar5416GetChannelCenters(ah, chan, ¢ers); 1836185377Ssam 1837185377Ssam /* Compute TxPower reduction due to Antenna Gain */ 1838185377Ssam 1839203882Srpaulo twiceLargestAntenna = AH_MAX(AH_MAX( 1840203882Srpaulo pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].antennaGainCh[0], 1841203882Srpaulo pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].antennaGainCh[1]), 1842203882Srpaulo pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].antennaGainCh[2]); 1843185377Ssam#if 0 1844185377Ssam /* Turn it back on if we need to calculate per chain antenna gain reduction */ 1845185377Ssam /* Use only if the expected gain > 6dbi */ 1846185377Ssam /* Chain 0 is always used */ 1847187831Ssam twiceLargestAntenna = pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].antennaGainCh[0]; 1848185377Ssam 1849185377Ssam /* Look at antenna gains of Chains 1 and 2 if the TX mask is set */ 1850185377Ssam if (ahp->ah_tx_chainmask & 0x2) 1851185377Ssam twiceLargestAntenna = AH_MAX(twiceLargestAntenna, 1852187831Ssam pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].antennaGainCh[1]); 1853185377Ssam 1854185377Ssam if (ahp->ah_tx_chainmask & 0x4) 1855185377Ssam twiceLargestAntenna = AH_MAX(twiceLargestAntenna, 1856187831Ssam pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].antennaGainCh[2]); 1857185377Ssam#endif 1858185377Ssam twiceLargestAntenna = (int16_t)AH_MIN((AntennaReduction) - twiceLargestAntenna, 0); 1859185377Ssam 1860185377Ssam /* XXX setup for 5212 use (really used?) */ 1861185377Ssam ath_hal_eepromSet(ah, 1862187831Ssam IEEE80211_IS_CHAN_2GHZ(chan) ? AR_EEP_ANTGAINMAX_2 : AR_EEP_ANTGAINMAX_5, 1863185377Ssam twiceLargestAntenna); 1864185377Ssam 1865185377Ssam /* 1866185377Ssam * scaledPower is the minimum of the user input power level and 1867185377Ssam * the regulatory allowed power level 1868185377Ssam */ 1869185377Ssam scaledPower = AH_MIN(powerLimit, twiceMaxRegulatoryPower + twiceLargestAntenna); 1870185377Ssam 1871185377Ssam /* Reduce scaled Power by number of chains active to get to per chain tx power level */ 1872185377Ssam /* TODO: better value than these? */ 1873185377Ssam switch (owl_get_ntxchains(AH5416(ah)->ah_tx_chainmask)) { 1874185377Ssam case 1: 1875185377Ssam break; 1876185377Ssam case 2: 1877203882Srpaulo scaledPower -= pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].pwrDecreaseFor2Chain; 1878185377Ssam break; 1879185377Ssam case 3: 1880203882Srpaulo scaledPower -= pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].pwrDecreaseFor3Chain; 1881185377Ssam break; 1882185377Ssam default: 1883185377Ssam return AH_FALSE; /* Unsupported number of chains */ 1884185377Ssam } 1885185377Ssam 1886185377Ssam scaledPower = AH_MAX(0, scaledPower); 1887185377Ssam 1888185377Ssam /* Get target powers from EEPROM - our baseline for TX Power */ 1889187831Ssam if (IEEE80211_IS_CHAN_2GHZ(chan)) { 1890185377Ssam /* Setup for CTL modes */ 1891185377Ssam numCtlModes = N(ctlModesFor11g) - SUB_NUM_CTL_MODES_AT_2G_40; /* CTL_11B, CTL_11G, CTL_2GHT20 */ 1892185377Ssam pCtlMode = ctlModesFor11g; 1893185377Ssam 1894203882Srpaulo ar5416GetTargetPowersLeg(ah, chan, pEepData->calTargetPowerCck, 1895203882Srpaulo AR5416_NUM_2G_CCK_TARGET_POWERS, &targetPowerCck, 4, AH_FALSE); 1896203882Srpaulo ar5416GetTargetPowersLeg(ah, chan, pEepData->calTargetPower2G, 1897203882Srpaulo AR5416_NUM_2G_20_TARGET_POWERS, &targetPowerOfdm, 4, AH_FALSE); 1898203882Srpaulo ar5416GetTargetPowers(ah, chan, pEepData->calTargetPower2GHT20, 1899203882Srpaulo AR5416_NUM_2G_20_TARGET_POWERS, &targetPowerHt20, 8, AH_FALSE); 1900185377Ssam 1901187831Ssam if (IEEE80211_IS_CHAN_HT40(chan)) { 1902185377Ssam numCtlModes = N(ctlModesFor11g); /* All 2G CTL's */ 1903185377Ssam 1904203882Srpaulo ar5416GetTargetPowers(ah, chan, pEepData->calTargetPower2GHT40, 1905203882Srpaulo AR5416_NUM_2G_40_TARGET_POWERS, &targetPowerHt40, 8, AH_TRUE); 1906185377Ssam /* Get target powers for extension channels */ 1907203882Srpaulo ar5416GetTargetPowersLeg(ah, chan, pEepData->calTargetPowerCck, 1908203882Srpaulo AR5416_NUM_2G_CCK_TARGET_POWERS, &targetPowerCckExt, 4, AH_TRUE); 1909203882Srpaulo ar5416GetTargetPowersLeg(ah, chan, pEepData->calTargetPower2G, 1910203882Srpaulo AR5416_NUM_2G_20_TARGET_POWERS, &targetPowerOfdmExt, 4, AH_TRUE); 1911185377Ssam } 1912185377Ssam } else { 1913185377Ssam /* Setup for CTL modes */ 1914185377Ssam numCtlModes = N(ctlModesFor11a) - SUB_NUM_CTL_MODES_AT_5G_40; /* CTL_11A, CTL_5GHT20 */ 1915185377Ssam pCtlMode = ctlModesFor11a; 1916185377Ssam 1917203882Srpaulo ar5416GetTargetPowersLeg(ah, chan, pEepData->calTargetPower5G, 1918185377Ssam AR5416_NUM_5G_20_TARGET_POWERS, &targetPowerOfdm, 4, AH_FALSE); 1919185377Ssam ar5416GetTargetPowers(ah, chan, pEepData->calTargetPower5GHT20, 1920185377Ssam AR5416_NUM_5G_20_TARGET_POWERS, &targetPowerHt20, 8, AH_FALSE); 1921185377Ssam 1922187831Ssam if (IEEE80211_IS_CHAN_HT40(chan)) { 1923185377Ssam numCtlModes = N(ctlModesFor11a); /* All 5G CTL's */ 1924185377Ssam 1925185377Ssam ar5416GetTargetPowers(ah, chan, pEepData->calTargetPower5GHT40, 1926185377Ssam AR5416_NUM_5G_40_TARGET_POWERS, &targetPowerHt40, 8, AH_TRUE); 1927185377Ssam ar5416GetTargetPowersLeg(ah, chan, pEepData->calTargetPower5G, 1928185377Ssam AR5416_NUM_5G_20_TARGET_POWERS, &targetPowerOfdmExt, 4, AH_TRUE); 1929185377Ssam } 1930185377Ssam } 1931185377Ssam 1932185377Ssam /* 1933185377Ssam * For MIMO, need to apply regulatory caps individually across dynamically 1934185377Ssam * running modes: CCK, OFDM, HT20, HT40 1935185377Ssam * 1936185377Ssam * The outer loop walks through each possible applicable runtime mode. 1937185377Ssam * The inner loop walks through each ctlIndex entry in EEPROM. 1938185377Ssam * The ctl value is encoded as [7:4] == test group, [3:0] == test mode. 1939185377Ssam * 1940185377Ssam */ 1941185377Ssam for (ctlMode = 0; ctlMode < numCtlModes; ctlMode++) { 1942185377Ssam HAL_BOOL isHt40CtlMode = (pCtlMode[ctlMode] == CTL_5GHT40) || 1943187831Ssam (pCtlMode[ctlMode] == CTL_2GHT40); 1944185377Ssam if (isHt40CtlMode) { 1945185377Ssam freq = centers.ctl_center; 1946185377Ssam } else if (pCtlMode[ctlMode] & EXT_ADDITIVE) { 1947185377Ssam freq = centers.ext_center; 1948185377Ssam } else { 1949185377Ssam freq = centers.ctl_center; 1950185377Ssam } 1951185377Ssam 1952185377Ssam /* walk through each CTL index stored in EEPROM */ 1953203882Srpaulo for (i = 0; (i < AR5416_NUM_CTLS) && pEepData->ctlIndex[i]; i++) { 1954185377Ssam uint16_t twiceMinEdgePower; 1955185377Ssam 1956185377Ssam /* compare test group from regulatory channel list with test mode from pCtlMode list */ 1957203882Srpaulo if ((((cfgCtl & ~CTL_MODE_M) | (pCtlMode[ctlMode] & CTL_MODE_M)) == pEepData->ctlIndex[i]) || 1958185377Ssam (((cfgCtl & ~CTL_MODE_M) | (pCtlMode[ctlMode] & CTL_MODE_M)) == 1959203882Srpaulo ((pEepData->ctlIndex[i] & CTL_MODE_M) | SD_NO_CTL))) { 1960203882Srpaulo rep = &(pEepData->ctlData[i]); 1961203882Srpaulo twiceMinEdgePower = ar5416GetMaxEdgePower(freq, 1962203882Srpaulo rep->ctlEdges[owl_get_ntxchains(AH5416(ah)->ah_tx_chainmask) - 1], 1963203882Srpaulo IEEE80211_IS_CHAN_2GHZ(chan)); 1964185377Ssam if ((cfgCtl & ~CTL_MODE_M) == SD_NO_CTL) { 1965185377Ssam /* Find the minimum of all CTL edge powers that apply to this channel */ 1966185377Ssam twiceMaxEdgePower = AH_MIN(twiceMaxEdgePower, twiceMinEdgePower); 1967185377Ssam } else { 1968185377Ssam /* specific */ 1969185377Ssam twiceMaxEdgePower = twiceMinEdgePower; 1970185377Ssam break; 1971185377Ssam } 1972185377Ssam } 1973185377Ssam } 1974185377Ssam minCtlPower = (uint8_t)AH_MIN(twiceMaxEdgePower, scaledPower); 1975185377Ssam /* Apply ctl mode to correct target power set */ 1976185377Ssam switch(pCtlMode[ctlMode]) { 1977185377Ssam case CTL_11B: 1978185377Ssam for (i = 0; i < N(targetPowerCck.tPow2x); i++) { 1979185377Ssam targetPowerCck.tPow2x[i] = (uint8_t)AH_MIN(targetPowerCck.tPow2x[i], minCtlPower); 1980185377Ssam } 1981185377Ssam break; 1982185377Ssam case CTL_11A: 1983185377Ssam case CTL_11G: 1984185377Ssam for (i = 0; i < N(targetPowerOfdm.tPow2x); i++) { 1985185377Ssam targetPowerOfdm.tPow2x[i] = (uint8_t)AH_MIN(targetPowerOfdm.tPow2x[i], minCtlPower); 1986185377Ssam } 1987185377Ssam break; 1988185377Ssam case CTL_5GHT20: 1989185377Ssam case CTL_2GHT20: 1990185377Ssam for (i = 0; i < N(targetPowerHt20.tPow2x); i++) { 1991185377Ssam targetPowerHt20.tPow2x[i] = (uint8_t)AH_MIN(targetPowerHt20.tPow2x[i], minCtlPower); 1992185377Ssam } 1993185377Ssam break; 1994185377Ssam case CTL_11B_EXT: 1995185377Ssam targetPowerCckExt.tPow2x[0] = (uint8_t)AH_MIN(targetPowerCckExt.tPow2x[0], minCtlPower); 1996185377Ssam break; 1997185377Ssam case CTL_11A_EXT: 1998185377Ssam case CTL_11G_EXT: 1999185377Ssam targetPowerOfdmExt.tPow2x[0] = (uint8_t)AH_MIN(targetPowerOfdmExt.tPow2x[0], minCtlPower); 2000185377Ssam break; 2001185377Ssam case CTL_5GHT40: 2002185377Ssam case CTL_2GHT40: 2003185377Ssam for (i = 0; i < N(targetPowerHt40.tPow2x); i++) { 2004185377Ssam targetPowerHt40.tPow2x[i] = (uint8_t)AH_MIN(targetPowerHt40.tPow2x[i], minCtlPower); 2005185377Ssam } 2006185377Ssam break; 2007185377Ssam default: 2008185377Ssam return AH_FALSE; 2009185377Ssam break; 2010185377Ssam } 2011185377Ssam } /* end ctl mode checking */ 2012185377Ssam 2013185377Ssam /* Set rates Array from collected data */ 2014221834Sadrian ar5416SetRatesArrayFromTargetPower(ah, chan, ratesArray, 2015221834Sadrian &targetPowerCck, 2016221834Sadrian &targetPowerCckExt, 2017221834Sadrian &targetPowerOfdm, 2018221834Sadrian &targetPowerOfdmExt, 2019221834Sadrian &targetPowerHt20, 2020221834Sadrian &targetPowerHt40); 2021185377Ssam return AH_TRUE; 2022185377Ssam#undef EXT_ADDITIVE 2023185377Ssam#undef CTL_11A_EXT 2024185377Ssam#undef CTL_11G_EXT 2025185377Ssam#undef CTL_11B_EXT 2026185377Ssam#undef SUB_NUM_CTL_MODES_AT_5G_40 2027185377Ssam#undef SUB_NUM_CTL_MODES_AT_2G_40 2028185377Ssam#undef N 2029185377Ssam} 2030185377Ssam 2031185377Ssam/************************************************************************** 2032185377Ssam * fbin2freq 2033185377Ssam * 2034185377Ssam * Get channel value from binary representation held in eeprom 2035185377Ssam * RETURNS: the frequency in MHz 2036185377Ssam */ 2037185377Ssamstatic uint16_t 2038185377Ssamfbin2freq(uint8_t fbin, HAL_BOOL is2GHz) 2039185377Ssam{ 2040185377Ssam /* 2041185377Ssam * Reserved value 0xFF provides an empty definition both as 2042185377Ssam * an fbin and as a frequency - do not convert 2043185377Ssam */ 2044185377Ssam if (fbin == AR5416_BCHAN_UNUSED) { 2045185377Ssam return fbin; 2046185377Ssam } 2047185377Ssam 2048185377Ssam return (uint16_t)((is2GHz) ? (2300 + fbin) : (4800 + 5 * fbin)); 2049185377Ssam} 2050185377Ssam 2051185377Ssam/* 2052185377Ssam * ar5416GetMaxEdgePower 2053185377Ssam * 2054185377Ssam * Find the maximum conformance test limit for the given channel and CTL info 2055185377Ssam */ 2056220713Sadrianuint16_t 2057203882Srpauloar5416GetMaxEdgePower(uint16_t freq, CAL_CTL_EDGES *pRdEdgesPower, HAL_BOOL is2GHz) 2058185377Ssam{ 2059185377Ssam uint16_t twiceMaxEdgePower = AR5416_MAX_RATE_POWER; 2060203882Srpaulo int i; 2061185377Ssam 2062185377Ssam /* Get the edge power */ 2063203882Srpaulo for (i = 0; (i < AR5416_NUM_BAND_EDGES) && (pRdEdgesPower[i].bChannel != AR5416_BCHAN_UNUSED) ; i++) { 2064185377Ssam /* 2065185377Ssam * If there's an exact channel match or an inband flag set 2066185377Ssam * on the lower channel use the given rdEdgePower 2067185377Ssam */ 2068185377Ssam if (freq == fbin2freq(pRdEdgesPower[i].bChannel, is2GHz)) { 2069185377Ssam twiceMaxEdgePower = MS(pRdEdgesPower[i].tPowerFlag, CAL_CTL_EDGES_POWER); 2070185377Ssam break; 2071185377Ssam } else if ((i > 0) && (freq < fbin2freq(pRdEdgesPower[i].bChannel, is2GHz))) { 2072185377Ssam if (fbin2freq(pRdEdgesPower[i - 1].bChannel, is2GHz) < freq && (pRdEdgesPower[i - 1].tPowerFlag & CAL_CTL_EDGES_FLAG) != 0) { 2073185377Ssam twiceMaxEdgePower = MS(pRdEdgesPower[i - 1].tPowerFlag, CAL_CTL_EDGES_POWER); 2074185377Ssam } 2075185377Ssam /* Leave loop - no more affecting edges possible in this monotonic increasing list */ 2076185377Ssam break; 2077185377Ssam } 2078185377Ssam } 2079185377Ssam HALASSERT(twiceMaxEdgePower > 0); 2080185377Ssam return twiceMaxEdgePower; 2081185377Ssam} 2082185377Ssam 2083185377Ssam/************************************************************** 2084185377Ssam * ar5416GetTargetPowers 2085185377Ssam * 2086185377Ssam * Return the rates of target power for the given target power table 2087185377Ssam * channel, and number of channels 2088185377Ssam */ 2089203930Srpaulovoid 2090187831Ssamar5416GetTargetPowers(struct ath_hal *ah, const struct ieee80211_channel *chan, 2091185377Ssam CAL_TARGET_POWER_HT *powInfo, uint16_t numChannels, 2092185377Ssam CAL_TARGET_POWER_HT *pNewPower, uint16_t numRates, 2093185377Ssam HAL_BOOL isHt40Target) 2094185377Ssam{ 2095185377Ssam uint16_t clo, chi; 2096185377Ssam int i; 2097185377Ssam int matchIndex = -1, lowIndex = -1; 2098185377Ssam uint16_t freq; 2099185377Ssam CHAN_CENTERS centers; 2100185377Ssam 2101185377Ssam ar5416GetChannelCenters(ah, chan, ¢ers); 2102185377Ssam freq = isHt40Target ? centers.synth_center : centers.ctl_center; 2103185377Ssam 2104185377Ssam /* Copy the target powers into the temp channel list */ 2105187831Ssam if (freq <= fbin2freq(powInfo[0].bChannel, IEEE80211_IS_CHAN_2GHZ(chan))) { 2106185377Ssam matchIndex = 0; 2107185377Ssam } else { 2108185377Ssam for (i = 0; (i < numChannels) && (powInfo[i].bChannel != AR5416_BCHAN_UNUSED); i++) { 2109187831Ssam if (freq == fbin2freq(powInfo[i].bChannel, IEEE80211_IS_CHAN_2GHZ(chan))) { 2110185377Ssam matchIndex = i; 2111185377Ssam break; 2112187831Ssam } else if ((freq < fbin2freq(powInfo[i].bChannel, IEEE80211_IS_CHAN_2GHZ(chan))) && 2113187831Ssam (freq > fbin2freq(powInfo[i - 1].bChannel, IEEE80211_IS_CHAN_2GHZ(chan)))) 2114185377Ssam { 2115185377Ssam lowIndex = i - 1; 2116185377Ssam break; 2117185377Ssam } 2118185377Ssam } 2119185377Ssam if ((matchIndex == -1) && (lowIndex == -1)) { 2120187831Ssam HALASSERT(freq > fbin2freq(powInfo[i - 1].bChannel, IEEE80211_IS_CHAN_2GHZ(chan))); 2121185377Ssam matchIndex = i - 1; 2122185377Ssam } 2123185377Ssam } 2124185377Ssam 2125185377Ssam if (matchIndex != -1) { 2126185377Ssam OS_MEMCPY(pNewPower, &powInfo[matchIndex], sizeof(*pNewPower)); 2127185377Ssam } else { 2128185377Ssam HALASSERT(lowIndex != -1); 2129185377Ssam /* 2130185377Ssam * Get the lower and upper channels, target powers, 2131185377Ssam * and interpolate between them. 2132185377Ssam */ 2133187831Ssam clo = fbin2freq(powInfo[lowIndex].bChannel, IEEE80211_IS_CHAN_2GHZ(chan)); 2134187831Ssam chi = fbin2freq(powInfo[lowIndex + 1].bChannel, IEEE80211_IS_CHAN_2GHZ(chan)); 2135185377Ssam 2136185377Ssam for (i = 0; i < numRates; i++) { 2137219586Sadrian pNewPower->tPow2x[i] = (uint8_t)ath_ee_interpolate(freq, clo, chi, 2138185377Ssam powInfo[lowIndex].tPow2x[i], powInfo[lowIndex + 1].tPow2x[i]); 2139185377Ssam } 2140185377Ssam } 2141185377Ssam} 2142185377Ssam/************************************************************** 2143185377Ssam * ar5416GetTargetPowersLeg 2144185377Ssam * 2145185377Ssam * Return the four rates of target power for the given target power table 2146185377Ssam * channel, and number of channels 2147185377Ssam */ 2148203930Srpaulovoid 2149185377Ssamar5416GetTargetPowersLeg(struct ath_hal *ah, 2150187831Ssam const struct ieee80211_channel *chan, 2151185377Ssam CAL_TARGET_POWER_LEG *powInfo, uint16_t numChannels, 2152185377Ssam CAL_TARGET_POWER_LEG *pNewPower, uint16_t numRates, 2153185377Ssam HAL_BOOL isExtTarget) 2154185377Ssam{ 2155185377Ssam uint16_t clo, chi; 2156185377Ssam int i; 2157185377Ssam int matchIndex = -1, lowIndex = -1; 2158185377Ssam uint16_t freq; 2159185377Ssam CHAN_CENTERS centers; 2160185377Ssam 2161185377Ssam ar5416GetChannelCenters(ah, chan, ¢ers); 2162185377Ssam freq = (isExtTarget) ? centers.ext_center :centers.ctl_center; 2163185377Ssam 2164185377Ssam /* Copy the target powers into the temp channel list */ 2165187831Ssam if (freq <= fbin2freq(powInfo[0].bChannel, IEEE80211_IS_CHAN_2GHZ(chan))) { 2166185377Ssam matchIndex = 0; 2167185377Ssam } else { 2168185377Ssam for (i = 0; (i < numChannels) && (powInfo[i].bChannel != AR5416_BCHAN_UNUSED); i++) { 2169187831Ssam if (freq == fbin2freq(powInfo[i].bChannel, IEEE80211_IS_CHAN_2GHZ(chan))) { 2170185377Ssam matchIndex = i; 2171185377Ssam break; 2172187831Ssam } else if ((freq < fbin2freq(powInfo[i].bChannel, IEEE80211_IS_CHAN_2GHZ(chan))) && 2173187831Ssam (freq > fbin2freq(powInfo[i - 1].bChannel, IEEE80211_IS_CHAN_2GHZ(chan)))) 2174185377Ssam { 2175185377Ssam lowIndex = i - 1; 2176185377Ssam break; 2177185377Ssam } 2178185377Ssam } 2179185377Ssam if ((matchIndex == -1) && (lowIndex == -1)) { 2180187831Ssam HALASSERT(freq > fbin2freq(powInfo[i - 1].bChannel, IEEE80211_IS_CHAN_2GHZ(chan))); 2181185377Ssam matchIndex = i - 1; 2182185377Ssam } 2183185377Ssam } 2184185377Ssam 2185185377Ssam if (matchIndex != -1) { 2186185377Ssam OS_MEMCPY(pNewPower, &powInfo[matchIndex], sizeof(*pNewPower)); 2187185377Ssam } else { 2188185377Ssam HALASSERT(lowIndex != -1); 2189185377Ssam /* 2190185377Ssam * Get the lower and upper channels, target powers, 2191185377Ssam * and interpolate between them. 2192185377Ssam */ 2193187831Ssam clo = fbin2freq(powInfo[lowIndex].bChannel, IEEE80211_IS_CHAN_2GHZ(chan)); 2194187831Ssam chi = fbin2freq(powInfo[lowIndex + 1].bChannel, IEEE80211_IS_CHAN_2GHZ(chan)); 2195185377Ssam 2196185377Ssam for (i = 0; i < numRates; i++) { 2197219586Sadrian pNewPower->tPow2x[i] = (uint8_t)ath_ee_interpolate(freq, clo, chi, 2198185377Ssam powInfo[lowIndex].tPow2x[i], powInfo[lowIndex + 1].tPow2x[i]); 2199185377Ssam } 2200185377Ssam } 2201185377Ssam} 2202185377Ssam 2203219393Sadrian/* 2204219393Sadrian * Set the gain boundaries for the given radio chain. 2205219393Sadrian * 2206219393Sadrian * The gain boundaries tell the hardware at what point in the 2207219393Sadrian * PDADC array to "switch over" from one PD gain setting 2208219393Sadrian * to another. There's also a gain overlap between two 2209219393Sadrian * PDADC array gain curves where there's valid PD values 2210219393Sadrian * for 2 gain settings. 2211219393Sadrian * 2212219393Sadrian * The hardware uses the gain overlap and gain boundaries 2213219393Sadrian * to determine which gain curve to use for the given 2214219393Sadrian * target TX power. 2215219393Sadrian */ 2216219393Sadrianvoid 2217219585Sadrianar5416SetGainBoundariesClosedLoop(struct ath_hal *ah, int i, 2218219393Sadrian uint16_t pdGainOverlap_t2, uint16_t gainBoundaries[]) 2219219393Sadrian{ 2220219585Sadrian int regChainOffset; 2221219585Sadrian 2222219585Sadrian regChainOffset = ar5416GetRegChainOffset(ah, i); 2223219585Sadrian 2224219585Sadrian HALDEBUG(ah, HAL_DEBUG_EEPROM, "%s: chain %d: gainOverlap_t2: %d," 2225219585Sadrian " gainBoundaries: %d, %d, %d, %d\n", __func__, i, pdGainOverlap_t2, 2226219585Sadrian gainBoundaries[0], gainBoundaries[1], gainBoundaries[2], 2227219585Sadrian gainBoundaries[3]); 2228219393Sadrian OS_REG_WRITE(ah, AR_PHY_TPCRG5 + regChainOffset, 2229219393Sadrian SM(pdGainOverlap_t2, AR_PHY_TPCRG5_PD_GAIN_OVERLAP) | 2230219393Sadrian SM(gainBoundaries[0], AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_1) | 2231219393Sadrian SM(gainBoundaries[1], AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_2) | 2232219393Sadrian SM(gainBoundaries[2], AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_3) | 2233219393Sadrian SM(gainBoundaries[3], AR_PHY_TPCRG5_PD_GAIN_BOUNDARY_4)); 2234219393Sadrian} 2235219393Sadrian 2236219393Sadrian/* 2237219393Sadrian * Get the gain values and the number of gain levels given 2238219393Sadrian * in xpdMask. 2239219393Sadrian * 2240219393Sadrian * The EEPROM xpdMask determines which power detector gain 2241219393Sadrian * levels were used during calibration. Each of these mask 2242219393Sadrian * bits maps to a fixed gain level in hardware. 2243219393Sadrian */ 2244219393Sadrianuint16_t 2245219393Sadrianar5416GetXpdGainValues(struct ath_hal *ah, uint16_t xpdMask, 2246219393Sadrian uint16_t xpdGainValues[]) 2247219393Sadrian{ 2248219393Sadrian int i; 2249219393Sadrian uint16_t numXpdGain = 0; 2250219393Sadrian 2251219393Sadrian for (i = 1; i <= AR5416_PD_GAINS_IN_MASK; i++) { 2252219393Sadrian if ((xpdMask >> (AR5416_PD_GAINS_IN_MASK - i)) & 1) { 2253219393Sadrian if (numXpdGain >= AR5416_NUM_PD_GAINS) { 2254219393Sadrian HALASSERT(0); 2255219393Sadrian break; 2256219393Sadrian } 2257219393Sadrian xpdGainValues[numXpdGain] = (uint16_t)(AR5416_PD_GAINS_IN_MASK - i); 2258219393Sadrian numXpdGain++; 2259219393Sadrian } 2260219393Sadrian } 2261219393Sadrian return numXpdGain; 2262219393Sadrian} 2263219393Sadrian 2264219393Sadrian/* 2265219393Sadrian * Write the detector gain and biases. 2266219393Sadrian * 2267219393Sadrian * There are four power detector gain levels. The xpdMask in the EEPROM 2268219393Sadrian * determines which power detector gain levels have TX power calibration 2269219393Sadrian * data associated with them. This function writes the number of 2270219393Sadrian * PD gain levels and their values into the hardware. 2271219393Sadrian * 2272219393Sadrian * This is valid for all TX chains - the calibration data itself however 2273219393Sadrian * will likely differ per-chain. 2274219393Sadrian */ 2275219393Sadrianvoid 2276219393Sadrianar5416WriteDetectorGainBiases(struct ath_hal *ah, uint16_t numXpdGain, 2277219393Sadrian uint16_t xpdGainValues[]) 2278219393Sadrian{ 2279219585Sadrian HALDEBUG(ah, HAL_DEBUG_EEPROM, "%s: numXpdGain: %d," 2280219585Sadrian " xpdGainValues: %d, %d, %d\n", __func__, numXpdGain, 2281219585Sadrian xpdGainValues[0], xpdGainValues[1], xpdGainValues[2]); 2282219585Sadrian 2283219393Sadrian OS_REG_WRITE(ah, AR_PHY_TPCRG1, (OS_REG_READ(ah, AR_PHY_TPCRG1) & 2284219393Sadrian ~(AR_PHY_TPCRG1_NUM_PD_GAIN | AR_PHY_TPCRG1_PD_GAIN_1 | 2285219393Sadrian AR_PHY_TPCRG1_PD_GAIN_2 | AR_PHY_TPCRG1_PD_GAIN_3)) | 2286219393Sadrian SM(numXpdGain - 1, AR_PHY_TPCRG1_NUM_PD_GAIN) | 2287219393Sadrian SM(xpdGainValues[0], AR_PHY_TPCRG1_PD_GAIN_1 ) | 2288219393Sadrian SM(xpdGainValues[1], AR_PHY_TPCRG1_PD_GAIN_2) | 2289219393Sadrian SM(xpdGainValues[2], AR_PHY_TPCRG1_PD_GAIN_3)); 2290219393Sadrian} 2291219393Sadrian 2292219393Sadrian/* 2293219585Sadrian * Write the PDADC array to the given radio chain i. 2294219393Sadrian * 2295219393Sadrian * The 32 PDADC registers are written without any care about 2296219393Sadrian * their contents - so if various chips treat values as "special", 2297219393Sadrian * this routine will not care. 2298219393Sadrian */ 2299219393Sadrianvoid 2300219585Sadrianar5416WritePdadcValues(struct ath_hal *ah, int i, uint8_t pdadcValues[]) 2301219393Sadrian{ 2302219585Sadrian int regOffset, regChainOffset; 2303219393Sadrian int j; 2304219393Sadrian int reg32; 2305219393Sadrian 2306219585Sadrian regChainOffset = ar5416GetRegChainOffset(ah, i); 2307219393Sadrian regOffset = AR_PHY_BASE + (672 << 2) + regChainOffset; 2308219393Sadrian 2309219393Sadrian for (j = 0; j < 32; j++) { 2310219393Sadrian reg32 = ((pdadcValues[4*j + 0] & 0xFF) << 0) | 2311219393Sadrian ((pdadcValues[4*j + 1] & 0xFF) << 8) | 2312219393Sadrian ((pdadcValues[4*j + 2] & 0xFF) << 16) | 2313219393Sadrian ((pdadcValues[4*j + 3] & 0xFF) << 24) ; 2314219393Sadrian OS_REG_WRITE(ah, regOffset, reg32); 2315219585Sadrian HALDEBUG(ah, HAL_DEBUG_EEPROM, "PDADC: Chain %d |" 2316219393Sadrian " PDADC %3d Value %3d | PDADC %3d Value %3d | PDADC %3d" 2317219585Sadrian " Value %3d | PDADC %3d Value %3d |\n", 2318219393Sadrian i, 2319219393Sadrian 4*j, pdadcValues[4*j], 2320219393Sadrian 4*j+1, pdadcValues[4*j + 1], 2321219393Sadrian 4*j+2, pdadcValues[4*j + 2], 2322219393Sadrian 4*j+3, pdadcValues[4*j + 3]); 2323219393Sadrian regOffset += 4; 2324219393Sadrian } 2325219393Sadrian} 2326219393Sadrian 2327185377Ssam/************************************************************** 2328185377Ssam * ar5416SetPowerCalTable 2329185377Ssam * 2330185377Ssam * Pull the PDADC piers from cal data and interpolate them across the given 2331185377Ssam * points as well as from the nearest pier(s) to get a power detector 2332185377Ssam * linear voltage to power level table. 2333185377Ssam */ 2334219393SadrianHAL_BOOL 2335187831Ssamar5416SetPowerCalTable(struct ath_hal *ah, struct ar5416eeprom *pEepData, 2336187831Ssam const struct ieee80211_channel *chan, int16_t *pTxPowerIndexOffset) 2337185377Ssam{ 2338203882Srpaulo CAL_DATA_PER_FREQ *pRawDataset; 2339185377Ssam uint8_t *pCalBChans = AH_NULL; 2340185377Ssam uint16_t pdGainOverlap_t2; 2341185377Ssam static uint8_t pdadcValues[AR5416_NUM_PDADC_VALUES]; 2342185377Ssam uint16_t gainBoundaries[AR5416_PD_GAINS_IN_MASK]; 2343219393Sadrian uint16_t numPiers, i; 2344185377Ssam int16_t tMinCalPower; 2345185377Ssam uint16_t numXpdGain, xpdMask; 2346185377Ssam uint16_t xpdGainValues[AR5416_NUM_PD_GAINS]; 2347219393Sadrian uint32_t regChainOffset; 2348185377Ssam 2349191909Ssam OS_MEMZERO(xpdGainValues, sizeof(xpdGainValues)); 2350185377Ssam 2351203882Srpaulo xpdMask = pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].xpdGain; 2352185377Ssam 2353185377Ssam if (IS_EEP_MINOR_V2(ah)) { 2354203882Srpaulo pdGainOverlap_t2 = pEepData->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)].pdGainOverlap; 2355185377Ssam } else { 2356185377Ssam pdGainOverlap_t2 = (uint16_t)(MS(OS_REG_READ(ah, AR_PHY_TPCRG5), AR_PHY_TPCRG5_PD_GAIN_OVERLAP)); 2357185377Ssam } 2358185377Ssam 2359187831Ssam if (IEEE80211_IS_CHAN_2GHZ(chan)) { 2360203882Srpaulo pCalBChans = pEepData->calFreqPier2G; 2361203882Srpaulo numPiers = AR5416_NUM_2G_CAL_PIERS; 2362185377Ssam } else { 2363185377Ssam pCalBChans = pEepData->calFreqPier5G; 2364185377Ssam numPiers = AR5416_NUM_5G_CAL_PIERS; 2365185377Ssam } 2366185377Ssam 2367185377Ssam /* Calculate the value of xpdgains from the xpdGain Mask */ 2368219393Sadrian numXpdGain = ar5416GetXpdGainValues(ah, xpdMask, xpdGainValues); 2369185377Ssam 2370185377Ssam /* Write the detector gain biases and their number */ 2371219393Sadrian ar5416WriteDetectorGainBiases(ah, numXpdGain, xpdGainValues); 2372185377Ssam 2373185377Ssam for (i = 0; i < AR5416_MAX_CHAINS; i++) { 2374219393Sadrian regChainOffset = ar5416GetRegChainOffset(ah, i); 2375203882Srpaulo 2376203882Srpaulo if (pEepData->baseEepHeader.txMask & (1 << i)) { 2377187831Ssam if (IEEE80211_IS_CHAN_2GHZ(chan)) { 2378203882Srpaulo pRawDataset = pEepData->calPierData2G[i]; 2379185377Ssam } else { 2380185377Ssam pRawDataset = pEepData->calPierData5G[i]; 2381185377Ssam } 2382185377Ssam 2383219393Sadrian /* Fetch the gain boundaries and the PDADC values */ 2384219393Sadrian ar5416GetGainBoundariesAndPdadcs(ah, chan, pRawDataset, 2385185377Ssam pCalBChans, numPiers, 2386185377Ssam pdGainOverlap_t2, 2387185377Ssam &tMinCalPower, gainBoundaries, 2388185377Ssam pdadcValues, numXpdGain); 2389185377Ssam 2390221574Sadrian if ((i == 0) || AR_SREV_5416_V20_OR_LATER(ah)) { 2391219585Sadrian ar5416SetGainBoundariesClosedLoop(ah, i, pdGainOverlap_t2, 2392219585Sadrian gainBoundaries); 2393185377Ssam } 2394185377Ssam 2395185377Ssam /* Write the power values into the baseband power table */ 2396219585Sadrian ar5416WritePdadcValues(ah, i, pdadcValues); 2397185377Ssam } 2398185377Ssam } 2399185377Ssam *pTxPowerIndexOffset = 0; 2400185377Ssam 2401185377Ssam return AH_TRUE; 2402185377Ssam} 2403185377Ssam 2404185377Ssam/************************************************************** 2405185377Ssam * ar5416GetGainBoundariesAndPdadcs 2406185377Ssam * 2407185377Ssam * Uses the data points read from EEPROM to reconstruct the pdadc power table 2408185377Ssam * Called by ar5416SetPowerCalTable only. 2409185377Ssam */ 2410219393Sadrianvoid 2411185377Ssamar5416GetGainBoundariesAndPdadcs(struct ath_hal *ah, 2412187831Ssam const struct ieee80211_channel *chan, 2413187831Ssam CAL_DATA_PER_FREQ *pRawDataSet, 2414185377Ssam uint8_t * bChans, uint16_t availPiers, 2415203882Srpaulo uint16_t tPdGainOverlap, int16_t *pMinCalPower, uint16_t * pPdGainBoundaries, 2416185377Ssam uint8_t * pPDADCValues, uint16_t numXpdGains) 2417185377Ssam{ 2418185377Ssam 2419185377Ssam int i, j, k; 2420185377Ssam int16_t ss; /* potentially -ve index for taking care of pdGainOverlap */ 2421185377Ssam uint16_t idxL, idxR, numPiers; /* Pier indexes */ 2422185377Ssam 2423185377Ssam /* filled out Vpd table for all pdGains (chanL) */ 2424185377Ssam static uint8_t vpdTableL[AR5416_NUM_PD_GAINS][AR5416_MAX_PWR_RANGE_IN_HALF_DB]; 2425185377Ssam 2426185377Ssam /* filled out Vpd table for all pdGains (chanR) */ 2427185377Ssam static uint8_t vpdTableR[AR5416_NUM_PD_GAINS][AR5416_MAX_PWR_RANGE_IN_HALF_DB]; 2428185377Ssam 2429185377Ssam /* filled out Vpd table for all pdGains (interpolated) */ 2430185377Ssam static uint8_t vpdTableI[AR5416_NUM_PD_GAINS][AR5416_MAX_PWR_RANGE_IN_HALF_DB]; 2431185377Ssam 2432185377Ssam uint8_t *pVpdL, *pVpdR, *pPwrL, *pPwrR; 2433185377Ssam uint8_t minPwrT4[AR5416_NUM_PD_GAINS]; 2434185377Ssam uint8_t maxPwrT4[AR5416_NUM_PD_GAINS]; 2435185377Ssam int16_t vpdStep; 2436185377Ssam int16_t tmpVal; 2437185377Ssam uint16_t sizeCurrVpdTable, maxIndex, tgtIndex; 2438185377Ssam HAL_BOOL match; 2439185377Ssam int16_t minDelta = 0; 2440185377Ssam CHAN_CENTERS centers; 2441185377Ssam 2442185377Ssam ar5416GetChannelCenters(ah, chan, ¢ers); 2443185377Ssam 2444185377Ssam /* Trim numPiers for the number of populated channel Piers */ 2445185377Ssam for (numPiers = 0; numPiers < availPiers; numPiers++) { 2446185377Ssam if (bChans[numPiers] == AR5416_BCHAN_UNUSED) { 2447185377Ssam break; 2448185377Ssam } 2449185377Ssam } 2450185377Ssam 2451185377Ssam /* Find pier indexes around the current channel */ 2452219586Sadrian match = ath_ee_getLowerUpperIndex((uint8_t)FREQ2FBIN(centers.synth_center, 2453219586Sadrian IEEE80211_IS_CHAN_2GHZ(chan)), bChans, numPiers, &idxL, &idxR); 2454185377Ssam 2455185377Ssam if (match) { 2456185377Ssam /* Directly fill both vpd tables from the matching index */ 2457185377Ssam for (i = 0; i < numXpdGains; i++) { 2458203882Srpaulo minPwrT4[i] = pRawDataSet[idxL].pwrPdg[i][0]; 2459203882Srpaulo maxPwrT4[i] = pRawDataSet[idxL].pwrPdg[i][4]; 2460219586Sadrian ath_ee_FillVpdTable(minPwrT4[i], maxPwrT4[i], pRawDataSet[idxL].pwrPdg[i], 2461203882Srpaulo pRawDataSet[idxL].vpdPdg[i], AR5416_PD_GAIN_ICEPTS, vpdTableI[i]); 2462185377Ssam } 2463185377Ssam } else { 2464185377Ssam for (i = 0; i < numXpdGains; i++) { 2465203882Srpaulo pVpdL = pRawDataSet[idxL].vpdPdg[i]; 2466203882Srpaulo pPwrL = pRawDataSet[idxL].pwrPdg[i]; 2467203882Srpaulo pVpdR = pRawDataSet[idxR].vpdPdg[i]; 2468203882Srpaulo pPwrR = pRawDataSet[idxR].pwrPdg[i]; 2469185377Ssam 2470185377Ssam /* Start Vpd interpolation from the max of the minimum powers */ 2471185377Ssam minPwrT4[i] = AH_MAX(pPwrL[0], pPwrR[0]); 2472185377Ssam 2473185377Ssam /* End Vpd interpolation from the min of the max powers */ 2474185377Ssam maxPwrT4[i] = AH_MIN(pPwrL[AR5416_PD_GAIN_ICEPTS - 1], pPwrR[AR5416_PD_GAIN_ICEPTS - 1]); 2475185377Ssam HALASSERT(maxPwrT4[i] > minPwrT4[i]); 2476185377Ssam 2477185377Ssam /* Fill pier Vpds */ 2478219586Sadrian ath_ee_FillVpdTable(minPwrT4[i], maxPwrT4[i], pPwrL, pVpdL, AR5416_PD_GAIN_ICEPTS, vpdTableL[i]); 2479219586Sadrian ath_ee_FillVpdTable(minPwrT4[i], maxPwrT4[i], pPwrR, pVpdR, AR5416_PD_GAIN_ICEPTS, vpdTableR[i]); 2480185377Ssam 2481185377Ssam /* Interpolate the final vpd */ 2482185377Ssam for (j = 0; j <= (maxPwrT4[i] - minPwrT4[i]) / 2; j++) { 2483219586Sadrian vpdTableI[i][j] = (uint8_t)(ath_ee_interpolate((uint16_t)FREQ2FBIN(centers.synth_center, 2484219586Sadrian IEEE80211_IS_CHAN_2GHZ(chan)), 2485185377Ssam bChans[idxL], bChans[idxR], vpdTableL[i][j], vpdTableR[i][j])); 2486185377Ssam } 2487185377Ssam } 2488185377Ssam } 2489185377Ssam *pMinCalPower = (int16_t)(minPwrT4[0] / 2); 2490185377Ssam 2491185377Ssam k = 0; /* index for the final table */ 2492185377Ssam for (i = 0; i < numXpdGains; i++) { 2493185377Ssam if (i == (numXpdGains - 1)) { 2494185377Ssam pPdGainBoundaries[i] = (uint16_t)(maxPwrT4[i] / 2); 2495185377Ssam } else { 2496185377Ssam pPdGainBoundaries[i] = (uint16_t)((maxPwrT4[i] + minPwrT4[i+1]) / 4); 2497185377Ssam } 2498185377Ssam 2499185377Ssam pPdGainBoundaries[i] = (uint16_t)AH_MIN(AR5416_MAX_RATE_POWER, pPdGainBoundaries[i]); 2500185377Ssam 2501185380Ssam /* NB: only applies to owl 1.0 */ 2502221574Sadrian if ((i == 0) && !AR_SREV_5416_V20_OR_LATER(ah) ) { 2503185377Ssam /* 2504185377Ssam * fix the gain delta, but get a delta that can be applied to min to 2505185377Ssam * keep the upper power values accurate, don't think max needs to 2506185377Ssam * be adjusted because should not be at that area of the table? 2507185377Ssam */ 2508185377Ssam minDelta = pPdGainBoundaries[0] - 23; 2509185377Ssam pPdGainBoundaries[0] = 23; 2510185377Ssam } 2511185377Ssam else { 2512185377Ssam minDelta = 0; 2513185377Ssam } 2514185377Ssam 2515185377Ssam /* Find starting index for this pdGain */ 2516185377Ssam if (i == 0) { 2517221876Sadrian if (AR_SREV_MERLIN_10_OR_LATER(ah)) 2518219443Sadrian ss = (int16_t)(0 - (minPwrT4[i] / 2)); 2519219443Sadrian else 2520219443Sadrian ss = 0; /* for the first pdGain, start from index 0 */ 2521185377Ssam } else { 2522185377Ssam /* need overlap entries extrapolated below. */ 2523185377Ssam ss = (int16_t)((pPdGainBoundaries[i-1] - (minPwrT4[i] / 2)) - tPdGainOverlap + 1 + minDelta); 2524185377Ssam } 2525185377Ssam vpdStep = (int16_t)(vpdTableI[i][1] - vpdTableI[i][0]); 2526185377Ssam vpdStep = (int16_t)((vpdStep < 1) ? 1 : vpdStep); 2527185377Ssam /* 2528185377Ssam *-ve ss indicates need to extrapolate data below for this pdGain 2529185377Ssam */ 2530185377Ssam while ((ss < 0) && (k < (AR5416_NUM_PDADC_VALUES - 1))) { 2531185377Ssam tmpVal = (int16_t)(vpdTableI[i][0] + ss * vpdStep); 2532185377Ssam pPDADCValues[k++] = (uint8_t)((tmpVal < 0) ? 0 : tmpVal); 2533185377Ssam ss++; 2534185377Ssam } 2535185377Ssam 2536203882Srpaulo sizeCurrVpdTable = (uint8_t)((maxPwrT4[i] - minPwrT4[i]) / 2 +1); 2537185377Ssam tgtIndex = (uint8_t)(pPdGainBoundaries[i] + tPdGainOverlap - (minPwrT4[i] / 2)); 2538185377Ssam maxIndex = (tgtIndex < sizeCurrVpdTable) ? tgtIndex : sizeCurrVpdTable; 2539185377Ssam 2540185377Ssam while ((ss < maxIndex) && (k < (AR5416_NUM_PDADC_VALUES - 1))) { 2541185377Ssam pPDADCValues[k++] = vpdTableI[i][ss++]; 2542185377Ssam } 2543185377Ssam 2544185377Ssam vpdStep = (int16_t)(vpdTableI[i][sizeCurrVpdTable - 1] - vpdTableI[i][sizeCurrVpdTable - 2]); 2545185377Ssam vpdStep = (int16_t)((vpdStep < 1) ? 1 : vpdStep); 2546185377Ssam /* 2547185377Ssam * for last gain, pdGainBoundary == Pmax_t2, so will 2548185377Ssam * have to extrapolate 2549185377Ssam */ 2550211307Sadrian if (tgtIndex >= maxIndex) { /* need to extrapolate above */ 2551185377Ssam while ((ss <= tgtIndex) && (k < (AR5416_NUM_PDADC_VALUES - 1))) { 2552185377Ssam tmpVal = (int16_t)((vpdTableI[i][sizeCurrVpdTable - 1] + 2553185377Ssam (ss - maxIndex +1) * vpdStep)); 2554185377Ssam pPDADCValues[k++] = (uint8_t)((tmpVal > 255) ? 255 : tmpVal); 2555185377Ssam ss++; 2556185377Ssam } 2557185377Ssam } /* extrapolated above */ 2558185377Ssam } /* for all pdGainUsed */ 2559185377Ssam 2560185377Ssam /* Fill out pdGainBoundaries - only up to 2 allowed here, but hardware allows up to 4 */ 2561185377Ssam while (i < AR5416_PD_GAINS_IN_MASK) { 2562185377Ssam pPdGainBoundaries[i] = pPdGainBoundaries[i-1]; 2563185377Ssam i++; 2564185377Ssam } 2565185377Ssam 2566185377Ssam while (k < AR5416_NUM_PDADC_VALUES) { 2567185377Ssam pPDADCValues[k] = pPDADCValues[k-1]; 2568185377Ssam k++; 2569185377Ssam } 2570185377Ssam return; 2571185377Ssam} 2572185377Ssam 2573217752Sadrian/* 2574217752Sadrian * The linux ath9k driver and (from what I've been told) the reference 2575217752Sadrian * Atheros driver enables the 11n PHY by default whether or not it's 2576217752Sadrian * configured. 2577217752Sadrian */ 2578185377Ssamstatic void 2579187831Ssamar5416Set11nRegs(struct ath_hal *ah, const struct ieee80211_channel *chan) 2580185377Ssam{ 2581185377Ssam uint32_t phymode; 2582217752Sadrian uint32_t enableDacFifo = 0; 2583185377Ssam HAL_HT_MACMODE macmode; /* MAC - 20/40 mode */ 2584185377Ssam 2585217752Sadrian if (AR_SREV_KITE_10_OR_LATER(ah)) 2586217752Sadrian enableDacFifo = (OS_REG_READ(ah, AR_PHY_TURBO) & AR_PHY_FC_ENABLE_DAC_FIFO); 2587185377Ssam 2588185377Ssam /* Enable 11n HT, 20 MHz */ 2589185377Ssam phymode = AR_PHY_FC_HT_EN | AR_PHY_FC_SHORT_GI_40 2590217752Sadrian | AR_PHY_FC_SINGLE_HT_LTF1 | AR_PHY_FC_WALSH | enableDacFifo; 2591185377Ssam 2592185377Ssam /* Configure baseband for dynamic 20/40 operation */ 2593187831Ssam if (IEEE80211_IS_CHAN_HT40(chan)) { 2594217752Sadrian phymode |= AR_PHY_FC_DYN2040_EN; 2595185377Ssam 2596185377Ssam /* Configure control (primary) channel at +-10MHz */ 2597187831Ssam if (IEEE80211_IS_CHAN_HT40U(chan)) 2598185377Ssam phymode |= AR_PHY_FC_DYN2040_PRI_CH; 2599185377Ssam#if 0 2600185377Ssam /* Configure 20/25 spacing */ 2601185377Ssam if (ht->ht_extprotspacing == HAL_HT_EXTPROTSPACING_25) 2602185377Ssam phymode |= AR_PHY_FC_DYN2040_EXT_CH; 2603185377Ssam#endif 2604185377Ssam macmode = HAL_HT_MACMODE_2040; 2605185377Ssam } else 2606185377Ssam macmode = HAL_HT_MACMODE_20; 2607185377Ssam OS_REG_WRITE(ah, AR_PHY_TURBO, phymode); 2608185377Ssam 2609185377Ssam /* Configure MAC for 20/40 operation */ 2610185377Ssam ar5416Set11nMac2040(ah, macmode); 2611185377Ssam 2612185377Ssam /* global transmit timeout (25 TUs default)*/ 2613185377Ssam /* XXX - put this elsewhere??? */ 2614185377Ssam OS_REG_WRITE(ah, AR_GTXTO, 25 << AR_GTXTO_TIMEOUT_LIMIT_S) ; 2615185377Ssam 2616185377Ssam /* carrier sense timeout */ 2617185377Ssam OS_REG_SET_BIT(ah, AR_GTTM, AR_GTTM_CST_USEC); 2618218690Sadrian OS_REG_WRITE(ah, AR_CST, 0xF << AR_CST_TIMEOUT_LIMIT_S); 2619185377Ssam} 2620185377Ssam 2621185377Ssamvoid 2622185377Ssamar5416GetChannelCenters(struct ath_hal *ah, 2623187831Ssam const struct ieee80211_channel *chan, CHAN_CENTERS *centers) 2624185377Ssam{ 2625187831Ssam uint16_t freq = ath_hal_gethwchannel(ah, chan); 2626187831Ssam 2627187831Ssam centers->ctl_center = freq; 2628187831Ssam centers->synth_center = freq; 2629185377Ssam /* 2630185377Ssam * In 20/40 phy mode, the center frequency is 2631185377Ssam * "between" the control and extension channels. 2632185377Ssam */ 2633187831Ssam if (IEEE80211_IS_CHAN_HT40U(chan)) { 2634185377Ssam centers->synth_center += HT40_CHANNEL_CENTER_SHIFT; 2635185377Ssam centers->ext_center = 2636185377Ssam centers->synth_center + HT40_CHANNEL_CENTER_SHIFT; 2637187831Ssam } else if (IEEE80211_IS_CHAN_HT40D(chan)) { 2638185377Ssam centers->synth_center -= HT40_CHANNEL_CENTER_SHIFT; 2639185377Ssam centers->ext_center = 2640185377Ssam centers->synth_center - HT40_CHANNEL_CENTER_SHIFT; 2641185377Ssam } else { 2642187831Ssam centers->ext_center = freq; 2643185377Ssam } 2644185377Ssam} 2645219218Sadrian 2646219218Sadrian/* 2647219218Sadrian * Override the INI vals being programmed. 2648219218Sadrian */ 2649219218Sadrianstatic void 2650219218Sadrianar5416OverrideIni(struct ath_hal *ah, const struct ieee80211_channel *chan) 2651219218Sadrian{ 2652219218Sadrian uint32_t val; 2653219218Sadrian 2654219218Sadrian /* 2655219218Sadrian * Set the RX_ABORT and RX_DIS and clear if off only after 2656219218Sadrian * RXE is set for MAC. This prevents frames with corrupted 2657219218Sadrian * descriptor status. 2658219218Sadrian */ 2659219218Sadrian OS_REG_SET_BIT(ah, AR_DIAG_SW, (AR_DIAG_RX_DIS | AR_DIAG_RX_ABORT)); 2660219218Sadrian 2661221618Sadrian if (AR_SREV_MERLIN_10_OR_LATER(ah)) { 2662221618Sadrian val = OS_REG_READ(ah, AR_PCU_MISC_MODE2); 2663221617Sadrian val &= (~AR_PCU_MISC_MODE2_ADHOC_MCAST_KEYID_ENABLE); 2664221618Sadrian if (!AR_SREV_9271(ah)) 2665221618Sadrian val &= ~AR_PCU_MISC_MODE2_HWWAR1; 2666219218Sadrian 2667227405Sadrian if (AR_SREV_KIWI_10_OR_LATER(ah)) 2668221618Sadrian val = val & (~AR_PCU_MISC_MODE2_HWWAR2); 2669219218Sadrian 2670221618Sadrian OS_REG_WRITE(ah, AR_PCU_MISC_MODE2, val); 2671221618Sadrian } 2672219218Sadrian 2673219218Sadrian /* 2674219218Sadrian * Disable RIFS search on some chips to avoid baseband 2675219218Sadrian * hang issues. 2676219218Sadrian */ 2677221535Sadrian if (AR_SREV_HOWL(ah) || AR_SREV_SOWL(ah)) 2678221878Sadrian (void) ar5416SetRifsDelay(ah, chan, AH_FALSE); 2679221574Sadrian 2680221574Sadrian if (!AR_SREV_5416_V20_OR_LATER(ah) || AR_SREV_MERLIN(ah)) 2681221574Sadrian return; 2682221574Sadrian 2683221574Sadrian /* 2684221574Sadrian * Disable BB clock gating 2685221574Sadrian * Necessary to avoid issues on AR5416 2.0 2686221574Sadrian */ 2687221574Sadrian OS_REG_WRITE(ah, 0x9800 + (651 << 2), 0x11); 2688219218Sadrian} 2689219863Sadrian 2690219863Sadrianstruct ini { 2691219863Sadrian uint32_t *data; /* NB: !const */ 2692219863Sadrian int rows, cols; 2693219863Sadrian}; 2694219863Sadrian 2695219863Sadrian/* 2696219863Sadrian * Override XPA bias level based on operating frequency. 2697219863Sadrian * This is a v14 EEPROM specific thing for the AR9160. 2698219863Sadrian */ 2699219863Sadrianvoid 2700219863Sadrianar5416EepromSetAddac(struct ath_hal *ah, const struct ieee80211_channel *chan) 2701219863Sadrian{ 2702219863Sadrian#define XPA_LVL_FREQ(cnt) (pModal->xpaBiasLvlFreq[cnt]) 2703219863Sadrian MODAL_EEP_HEADER *pModal; 2704219863Sadrian HAL_EEPROM_v14 *ee = AH_PRIVATE(ah)->ah_eeprom; 2705219863Sadrian struct ar5416eeprom *eep = &ee->ee_base; 2706219863Sadrian uint8_t biaslevel; 2707219863Sadrian 2708219863Sadrian if (! AR_SREV_SOWL(ah)) 2709219863Sadrian return; 2710219863Sadrian 2711219863Sadrian if (EEP_MINOR(ah) < AR5416_EEP_MINOR_VER_7) 2712219863Sadrian return; 2713219863Sadrian 2714219863Sadrian pModal = &(eep->modalHeader[IEEE80211_IS_CHAN_2GHZ(chan)]); 2715219863Sadrian 2716219863Sadrian if (pModal->xpaBiasLvl != 0xff) 2717219863Sadrian biaslevel = pModal->xpaBiasLvl; 2718219863Sadrian else { 2719219863Sadrian uint16_t resetFreqBin, freqBin, freqCount = 0; 2720219863Sadrian CHAN_CENTERS centers; 2721219863Sadrian 2722219863Sadrian ar5416GetChannelCenters(ah, chan, ¢ers); 2723219863Sadrian 2724219863Sadrian resetFreqBin = FREQ2FBIN(centers.synth_center, IEEE80211_IS_CHAN_2GHZ(chan)); 2725219863Sadrian freqBin = XPA_LVL_FREQ(0) & 0xff; 2726219863Sadrian biaslevel = (uint8_t) (XPA_LVL_FREQ(0) >> 14); 2727219863Sadrian 2728219863Sadrian freqCount++; 2729219863Sadrian 2730219863Sadrian while (freqCount < 3) { 2731219863Sadrian if (XPA_LVL_FREQ(freqCount) == 0x0) 2732219863Sadrian break; 2733219863Sadrian 2734219863Sadrian freqBin = XPA_LVL_FREQ(freqCount) & 0xff; 2735219863Sadrian if (resetFreqBin >= freqBin) 2736219863Sadrian biaslevel = (uint8_t)(XPA_LVL_FREQ(freqCount) >> 14); 2737219863Sadrian else 2738219863Sadrian break; 2739219863Sadrian freqCount++; 2740219863Sadrian } 2741219863Sadrian } 2742219863Sadrian 2743219863Sadrian HALDEBUG(ah, HAL_DEBUG_EEPROM, "%s: overriding XPA bias level = %d\n", 2744219863Sadrian __func__, biaslevel); 2745219863Sadrian 2746219863Sadrian /* 2747219863Sadrian * This is a dirty workaround for the const initval data, 2748219863Sadrian * which will upset multiple AR9160's on the same board. 2749219863Sadrian * 2750219863Sadrian * The HAL should likely just have a private copy of the addac 2751219863Sadrian * data per instance. 2752219863Sadrian */ 2753219863Sadrian if (IEEE80211_IS_CHAN_2GHZ(chan)) 2754219863Sadrian HAL_INI_VAL((struct ini *) &AH5416(ah)->ah_ini_addac, 7, 1) = 2755219863Sadrian (HAL_INI_VAL(&AH5416(ah)->ah_ini_addac, 7, 1) & (~0x18)) | biaslevel << 3; 2756219863Sadrian else 2757219863Sadrian HAL_INI_VAL((struct ini *) &AH5416(ah)->ah_ini_addac, 6, 1) = 2758219863Sadrian (HAL_INI_VAL(&AH5416(ah)->ah_ini_addac, 6, 1) & (~0xc0)) | biaslevel << 6; 2759219863Sadrian#undef XPA_LVL_FREQ 2760219863Sadrian} 2761219863Sadrian 2762220738Sadrianstatic void 2763220738Sadrianar5416MarkPhyInactive(struct ath_hal *ah) 2764220738Sadrian{ 2765220738Sadrian OS_REG_WRITE(ah, AR_PHY_ACTIVE, AR_PHY_ACTIVE_DIS); 2766220738Sadrian} 2767240447Sadrian 2768240447Sadrian#define AR5416_IFS_SLOT_FULL_RATE_40 0x168 /* 9 us half, 40 MHz core clock (9*40) */ 2769240447Sadrian#define AR5416_IFS_SLOT_HALF_RATE_40 0x104 /* 13 us half, 20 MHz core clock (13*20) */ 2770240447Sadrian#define AR5416_IFS_SLOT_QUARTER_RATE_40 0xD2 /* 21 us quarter, 10 MHz core clock (21*10) */ 2771240447Sadrian 2772240447Sadrian#define AR5416_IFS_EIFS_FULL_RATE_40 0xE60 /* (74 + (2 * 9)) * 40MHz core clock */ 2773240447Sadrian#define AR5416_IFS_EIFS_HALF_RATE_40 0xDAC /* (149 + (2 * 13)) * 20MHz core clock */ 2774240447Sadrian#define AR5416_IFS_EIFS_QUARTER_RATE_40 0xD48 /* (298 + (2 * 21)) * 10MHz core clock */ 2775240447Sadrian 2776240447Sadrian#define AR5416_IFS_SLOT_FULL_RATE_44 0x18c /* 9 us half, 44 MHz core clock (9*44) */ 2777240447Sadrian#define AR5416_IFS_SLOT_HALF_RATE_44 0x11e /* 13 us half, 22 MHz core clock (13*22) */ 2778240447Sadrian#define AR5416_IFS_SLOT_QUARTER_RATE_44 0xe7 /* 21 us quarter, 11 MHz core clock (21*11) */ 2779240447Sadrian 2780240447Sadrian#define AR5416_IFS_EIFS_FULL_RATE_44 0xfd0 /* (74 + (2 * 9)) * 44MHz core clock */ 2781240447Sadrian#define AR5416_IFS_EIFS_HALF_RATE_44 0xf0a /* (149 + (2 * 13)) * 22MHz core clock */ 2782240447Sadrian#define AR5416_IFS_EIFS_QUARTER_RATE_44 0xe9c /* (298 + (2 * 21)) * 11MHz core clock */ 2783240447Sadrian 2784240447Sadrian#define AR5416_INIT_USEC_40 40 2785240447Sadrian#define AR5416_HALF_RATE_USEC_40 19 /* ((40 / 2) - 1 ) */ 2786240447Sadrian#define AR5416_QUARTER_RATE_USEC_40 9 /* ((40 / 4) - 1 ) */ 2787240447Sadrian 2788240447Sadrian#define AR5416_INIT_USEC_44 44 2789240447Sadrian#define AR5416_HALF_RATE_USEC_44 21 /* ((44 / 2) - 1 ) */ 2790240447Sadrian#define AR5416_QUARTER_RATE_USEC_44 10 /* ((44 / 4) - 1 ) */ 2791240447Sadrian 2792240447Sadrian 2793240447Sadrian/* XXX What should these be for 40/44MHz clocks (and half/quarter) ? */ 2794240447Sadrian#define AR5416_RX_NON_FULL_RATE_LATENCY 63 2795240447Sadrian#define AR5416_TX_HALF_RATE_LATENCY 108 2796240447Sadrian#define AR5416_TX_QUARTER_RATE_LATENCY 216 2797240447Sadrian 2798240447Sadrian/* 2799240447Sadrian * Adjust various register settings based on half/quarter rate clock setting. 2800240447Sadrian * This includes: 2801240447Sadrian * 2802240447Sadrian * + USEC, TX/RX latency, 2803240447Sadrian * + IFS params: slot, eifs, misc etc. 2804240447Sadrian * 2805240447Sadrian * TODO: 2806240447Sadrian * 2807240447Sadrian * + Verify which other registers need to be tweaked; 2808240447Sadrian * + Verify the behaviour of this for 5GHz fast and non-fast clock mode; 2809240447Sadrian * + This just plain won't work for long distance links - the coverage class 2810240447Sadrian * code isn't aware of the slot/ifs/ACK/RTS timeout values that need to 2811240447Sadrian * change; 2812240447Sadrian * + Verify whether the 32KHz USEC value needs to be kept for the 802.11n 2813240447Sadrian * series chips? 2814240447Sadrian * + Calculate/derive values for 2GHz, 5GHz, 5GHz fast clock 2815240447Sadrian */ 2816240447Sadrianstatic void 2817240447Sadrianar5416SetIFSTiming(struct ath_hal *ah, const struct ieee80211_channel *chan) 2818240447Sadrian{ 2819240447Sadrian uint32_t txLat, rxLat, usec, slot, refClock, eifs, init_usec; 2820240447Sadrian int clk_44 = 0; 2821240447Sadrian 2822240447Sadrian HALASSERT(IEEE80211_IS_CHAN_HALF(chan) || 2823240447Sadrian IEEE80211_IS_CHAN_QUARTER(chan)); 2824240447Sadrian 2825240447Sadrian /* 2GHz and 5GHz fast clock - 44MHz; else 40MHz */ 2826240447Sadrian if (IEEE80211_IS_CHAN_2GHZ(chan)) 2827240447Sadrian clk_44 = 1; 2828240447Sadrian else if (IEEE80211_IS_CHAN_5GHZ(chan) && 2829240447Sadrian IS_5GHZ_FAST_CLOCK_EN(ah, chan)) 2830240447Sadrian clk_44 = 1; 2831240447Sadrian 2832240447Sadrian /* XXX does this need save/restoring for the 11n chips? */ 2833240447Sadrian refClock = OS_REG_READ(ah, AR_USEC) & AR_USEC_USEC32; 2834240447Sadrian 2835240447Sadrian /* 2836240447Sadrian * XXX This really should calculate things, not use 2837240447Sadrian * hard coded values! Ew. 2838240447Sadrian */ 2839240447Sadrian if (IEEE80211_IS_CHAN_HALF(chan)) { 2840240447Sadrian if (clk_44) { 2841240447Sadrian slot = AR5416_IFS_SLOT_HALF_RATE_44; 2842240447Sadrian rxLat = AR5416_RX_NON_FULL_RATE_LATENCY << 2843240447Sadrian AR5416_USEC_RX_LAT_S; 2844240447Sadrian txLat = AR5416_TX_HALF_RATE_LATENCY << 2845240447Sadrian AR5416_USEC_TX_LAT_S; 2846240447Sadrian usec = AR5416_HALF_RATE_USEC_44; 2847240447Sadrian eifs = AR5416_IFS_EIFS_HALF_RATE_44; 2848240447Sadrian init_usec = AR5416_INIT_USEC_44 >> 1; 2849240447Sadrian } else { 2850240447Sadrian slot = AR5416_IFS_SLOT_HALF_RATE_40; 2851240447Sadrian rxLat = AR5416_RX_NON_FULL_RATE_LATENCY << 2852240447Sadrian AR5416_USEC_RX_LAT_S; 2853240447Sadrian txLat = AR5416_TX_HALF_RATE_LATENCY << 2854240447Sadrian AR5416_USEC_TX_LAT_S; 2855240447Sadrian usec = AR5416_HALF_RATE_USEC_40; 2856240447Sadrian eifs = AR5416_IFS_EIFS_HALF_RATE_40; 2857240447Sadrian init_usec = AR5416_INIT_USEC_40 >> 1; 2858240447Sadrian } 2859240447Sadrian } else { /* quarter rate */ 2860240447Sadrian if (clk_44) { 2861240447Sadrian slot = AR5416_IFS_SLOT_QUARTER_RATE_44; 2862240447Sadrian rxLat = AR5416_RX_NON_FULL_RATE_LATENCY << 2863240447Sadrian AR5416_USEC_RX_LAT_S; 2864240447Sadrian txLat = AR5416_TX_QUARTER_RATE_LATENCY << 2865240447Sadrian AR5416_USEC_TX_LAT_S; 2866240447Sadrian usec = AR5416_QUARTER_RATE_USEC_44; 2867240447Sadrian eifs = AR5416_IFS_EIFS_QUARTER_RATE_44; 2868240447Sadrian init_usec = AR5416_INIT_USEC_44 >> 2; 2869240447Sadrian } else { 2870240447Sadrian slot = AR5416_IFS_SLOT_QUARTER_RATE_40; 2871240447Sadrian rxLat = AR5416_RX_NON_FULL_RATE_LATENCY << 2872240447Sadrian AR5416_USEC_RX_LAT_S; 2873240447Sadrian txLat = AR5416_TX_QUARTER_RATE_LATENCY << 2874240447Sadrian AR5416_USEC_TX_LAT_S; 2875240447Sadrian usec = AR5416_QUARTER_RATE_USEC_40; 2876240447Sadrian eifs = AR5416_IFS_EIFS_QUARTER_RATE_40; 2877240447Sadrian init_usec = AR5416_INIT_USEC_40 >> 2; 2878240447Sadrian } 2879240447Sadrian } 2880240447Sadrian 2881240447Sadrian /* XXX verify these! */ 2882240447Sadrian OS_REG_WRITE(ah, AR_USEC, (usec | refClock | txLat | rxLat)); 2883240447Sadrian OS_REG_WRITE(ah, AR_D_GBL_IFS_SLOT, slot); 2884240447Sadrian OS_REG_WRITE(ah, AR_D_GBL_IFS_EIFS, eifs); 2885240447Sadrian OS_REG_RMW_FIELD(ah, AR_D_GBL_IFS_MISC, 2886240447Sadrian AR_D_GBL_IFS_MISC_USEC_DURATION, init_usec); 2887240447Sadrian} 2888240447Sadrian 2889