e1000_80003es2lan.h revision 169240
1169240Sjfv/******************************************************************************* 2169240Sjfv 3169240Sjfv Copyright (c) 2001-2007, Intel Corporation 4169240Sjfv All rights reserved. 5169240Sjfv 6169240Sjfv Redistribution and use in source and binary forms, with or without 7169240Sjfv modification, are permitted provided that the following conditions are met: 8169240Sjfv 9169240Sjfv 1. Redistributions of source code must retain the above copyright notice, 10169240Sjfv this list of conditions and the following disclaimer. 11169240Sjfv 12169240Sjfv 2. Redistributions in binary form must reproduce the above copyright 13169240Sjfv notice, this list of conditions and the following disclaimer in the 14169240Sjfv documentation and/or other materials provided with the distribution. 15169240Sjfv 16169240Sjfv 3. Neither the name of the Intel Corporation nor the names of its 17169240Sjfv contributors may be used to endorse or promote products derived from 18169240Sjfv this software without specific prior written permission. 19169240Sjfv 20169240Sjfv THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 21169240Sjfv AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 22169240Sjfv IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 23169240Sjfv ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE 24169240Sjfv LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 25169240Sjfv CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 26169240Sjfv SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 27169240Sjfv INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 28169240Sjfv CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 29169240Sjfv ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 30169240Sjfv POSSIBILITY OF SUCH DAMAGE. 31169240Sjfv 32169240Sjfv*******************************************************************************/ 33169240Sjfv$FreeBSD: head/sys/dev/em/e1000_80003es2lan.h 169240 2007-05-04 00:00:12Z jfv $ 34169240Sjfv 35169240Sjfv 36169240Sjfv#ifndef _E1000_80003ES2LAN_H_ 37169240Sjfv#define _E1000_80003ES2LAN_H_ 38169240Sjfv 39169240Sjfv#include "e1000_api.h" 40169240Sjfv 41169240Sjfv#define E1000_KMRNCTRLSTA_OFFSET_FIFO_CTRL 0x00 42169240Sjfv#define E1000_KMRNCTRLSTA_OFFSET_INB_CTRL 0x02 43169240Sjfv#define E1000_KMRNCTRLSTA_OFFSET_HD_CTRL 0x10 44169240Sjfv 45169240Sjfv#define E1000_KMRNCTRLSTA_FIFO_CTRL_RX_BYPASS 0x0008 46169240Sjfv#define E1000_KMRNCTRLSTA_FIFO_CTRL_TX_BYPASS 0x0800 47169240Sjfv#define E1000_KMRNCTRLSTA_INB_CTRL_DIS_PADDING 0x0010 48169240Sjfv 49169240Sjfv#define E1000_KMRNCTRLSTA_HD_CTRL_10_100_DEFAULT 0x0004 50169240Sjfv#define E1000_KMRNCTRLSTA_HD_CTRL_1000_DEFAULT 0x0000 51169240Sjfv 52169240Sjfv#define E1000_TCTL_EXT_GCEX_MASK 0x000FFC00 /* Gigabit Carry Extend Padding */ 53169240Sjfv#define DEFAULT_TCTL_EXT_GCEX_80003ES2LAN 0x00010000 54169240Sjfv 55169240Sjfv#define DEFAULT_TIPG_IPGT_1000_80003ES2LAN 0x8 56169240Sjfv#define DEFAULT_TIPG_IPGT_10_100_80003ES2LAN 0x9 57169240Sjfv 58169240Sjfv/* GG82563 PHY Specific Status Register (Page 0, Register 16 */ 59169240Sjfv#define GG82563_PSCR_POLARITY_REVERSAL_DISABLE 0x0002 /* 1=Reversal Disabled */ 60169240Sjfv#define GG82563_PSCR_CROSSOVER_MODE_MASK 0x0060 61169240Sjfv#define GG82563_PSCR_CROSSOVER_MODE_MDI 0x0000 /* 00=Manual MDI */ 62169240Sjfv#define GG82563_PSCR_CROSSOVER_MODE_MDIX 0x0020 /* 01=Manual MDIX */ 63169240Sjfv#define GG82563_PSCR_CROSSOVER_MODE_AUTO 0x0060 /* 11=Auto crossover */ 64169240Sjfv 65169240Sjfv/* PHY Specific Control Register 2 (Page 0, Register 26) */ 66169240Sjfv#define GG82563_PSCR2_REVERSE_AUTO_NEG 0x2000 67169240Sjfv /* 1=Reverse Auto-Negotiation */ 68169240Sjfv 69169240Sjfv/* MAC Specific Control Register (Page 2, Register 21) */ 70169240Sjfv/* Tx clock speed for Link Down and 1000BASE-T for the following speeds */ 71169240Sjfv#define GG82563_MSCR_TX_CLK_MASK 0x0007 72169240Sjfv#define GG82563_MSCR_TX_CLK_10MBPS_2_5 0x0004 73169240Sjfv#define GG82563_MSCR_TX_CLK_100MBPS_25 0x0005 74169240Sjfv#define GG82563_MSCR_TX_CLK_1000MBPS_2_5 0x0006 75169240Sjfv#define GG82563_MSCR_TX_CLK_1000MBPS_25 0x0007 76169240Sjfv 77169240Sjfv#define GG82563_MSCR_ASSERT_CRS_ON_TX 0x0010 /* 1=Assert */ 78169240Sjfv 79169240Sjfv/* DSP Distance Register (Page 5, Register 26) */ 80169240Sjfv#define GG82563_DSPD_CABLE_LENGTH 0x0007 /* 0 = <50M; 81169240Sjfv 1 = 50-80M; 82169240Sjfv 2 = 80-110M; 83169240Sjfv 3 = 110-140M; 84169240Sjfv 4 = >140M */ 85169240Sjfv 86169240Sjfv/* Kumeran Mode Control Register (Page 193, Register 16) */ 87169240Sjfv#define GG82563_KMCR_PASS_FALSE_CARRIER 0x0800 88169240Sjfv 89169240Sjfv/* Power Management Control Register (Page 193, Register 20) */ 90169240Sjfv#define GG82563_PMCR_ENABLE_ELECTRICAL_IDLE 0x0001 91169240Sjfv /* 1=Enable SERDES Electrical Idle */ 92169240Sjfv 93169240Sjfv/* In-Band Control Register (Page 194, Register 18) */ 94169240Sjfv#define GG82563_ICR_DIS_PADDING 0x0010 /* Disable Padding */ 95169240Sjfv 96169240Sjfv#endif 97