cvmx-profiler.c revision 232809
1232809Sjmallett/***********************license start***************
2232809Sjmallett * Copyright (c) 2011  Cavium Inc. (support@cavium.com). All rights
3232809Sjmallett * reserved.
4232809Sjmallett *
5232809Sjmallett *
6232809Sjmallett * Redistribution and use in source and binary forms, with or without
7232809Sjmallett * modification, are permitted provided that the following conditions are
8232809Sjmallett * met:
9232809Sjmallett *
10232809Sjmallett *   * Redistributions of source code must retain the above copyright
11232809Sjmallett *     notice, this list of conditions and the following disclaimer.
12232809Sjmallett *
13232809Sjmallett *   * Redistributions in binary form must reproduce the above
14232809Sjmallett *     copyright notice, this list of conditions and the following
15232809Sjmallett *     disclaimer in the documentation and/or other materials provided
16232809Sjmallett *     with the distribution.
17232809Sjmallett *
18232809Sjmallett *   * Neither the name of Cavium Inc. nor the names of
19232809Sjmallett *     its contributors may be used to endorse or promote products
20232809Sjmallett *     derived from this software without specific prior written
21232809Sjmallett *     permission.
22232809Sjmallett *
23232809Sjmallett * This Software, including technical data, may be subject to U.S. export  control
24232809Sjmallett * laws, including the U.S. Export Administration Act and its  associated
25232809Sjmallett * regulations, and may be subject to export or import  regulations in other
26232809Sjmallett * countries.
27232809Sjmallett *
28232809Sjmallett * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
29232809Sjmallett * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR
30232809Sjmallett * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
31232809Sjmallett * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR
32232809Sjmallett * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM
33232809Sjmallett * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,
34232809Sjmallett * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF
35232809Sjmallett * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
36232809Sjmallett * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR
37232809Sjmallett * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.
38232809Sjmallett ************************license end**************************************/
39232809Sjmallett
40232809Sjmallett/**
41232809Sjmallett * @file
42232809Sjmallett *
43232809Sjmallett * Interface to event profiler.
44232809Sjmallett *
45232809Sjmallett */
46232809Sjmallett
47232809Sjmallett#include "cvmx-config.h"
48232809Sjmallett#include "cvmx.h"
49232809Sjmallett#include "cvmx-interrupt.h"
50232809Sjmallett#include "cvmx-sysinfo.h"
51232809Sjmallett#include "cvmx-coremask.h"
52232809Sjmallett#include "cvmx-spinlock.h"
53232809Sjmallett#include "cvmx-atomic.h"
54232809Sjmallett#include "cvmx-error.h"
55232809Sjmallett#include "cvmx-asm.h"
56232809Sjmallett#include "cvmx-bootmem.h"
57232809Sjmallett#include "cvmx-profiler.h"
58232809Sjmallett
59232809Sjmallett#ifdef PROFILER_DEBUG
60232809Sjmallett#define PRINTF(fmt, args...)    cvmx_safe_printf(fmt, ##args)
61232809Sjmallett#else
62232809Sjmallett#define PRINTF(fmt, args...)
63232809Sjmallett#endif
64232809Sjmallett
65232809SjmallettCVMX_SHARED static event_counter_control_block_t eccb;
66232809Sjmallettcvmx_config_block_t *pcpu_cfg_blk;
67232809Sjmallett
68232809Sjmallettint read_percpu_block = 1;
69232809Sjmallett
70232809Sjmallett/**
71232809Sjmallett * Set Interrupt IRQ line for Performance Counter
72232809Sjmallett *
73232809Sjmallett */
74232809Sjmallettvoid cvmx_update_perfcnt_irq(void)
75232809Sjmallett{
76232809Sjmallett    uint64_t cvmctl;
77232809Sjmallett
78232809Sjmallett    /* Clear CvmCtl[IPPCI] bit and move the Performance Counter
79232809Sjmallett     * interrupt to IRQ 6
80232809Sjmallett     */
81232809Sjmallett    CVMX_MF_COP0(cvmctl, COP0_CVMCTL);
82232809Sjmallett    cvmctl &= ~(7 << 7);
83232809Sjmallett    cvmctl |= 6 << 7;
84232809Sjmallett    CVMX_MT_COP0(cvmctl, COP0_CVMCTL);
85232809Sjmallett}
86232809Sjmallett
87232809Sjmallett/**
88232809Sjmallett * @INTERNAL
89232809Sjmallett * Return the baseaddress of the namedblock
90232809Sjmallett * @param buf_name  Name of Namedblock
91232809Sjmallett *
92232809Sjmallett * @return baseaddress of block on Success, NULL on failure.
93232809Sjmallett */
94232809Sjmallettstatic
95232809Sjmallettvoid *cvmx_get_memory_addr(const char* buf_name)
96232809Sjmallett{
97232809Sjmallett    void *buffer_ptr = NULL;
98232809Sjmallett    const struct cvmx_bootmem_named_block_desc *block_desc = cvmx_bootmem_find_named_block(buf_name);
99232809Sjmallett    if (block_desc)
100232809Sjmallett        buffer_ptr = cvmx_phys_to_ptr(block_desc->base_addr);
101232809Sjmallett    assert (buffer_ptr != NULL);
102232809Sjmallett
103232809Sjmallett    return buffer_ptr;
104232809Sjmallett}
105232809Sjmallett
106232809Sjmallett/**
107232809Sjmallett * @INTERNAL
108232809Sjmallett * Initialize the cpu block metadata.
109232809Sjmallett *
110232809Sjmallett * @param cpu	core no
111232809Sjmallett * @param size	size of per cpu memory in named block
112232809Sjmallett *
113232809Sjmallett */
114232809Sjmallettstatic
115232809Sjmallettvoid cvmx_init_pcpu_block(int cpu, int size)
116232809Sjmallett{
117232809Sjmallett    eccb.cfg_blk.pcpu_base_addr[cpu] = (char *)cvmx_get_memory_addr(EVENT_BUFFER_BLOCK) + (size * cpu);
118232809Sjmallett    assert (eccb.cfg_blk.pcpu_base_addr[cpu] != NULL);
119232809Sjmallett
120232809Sjmallett    cvmx_ringbuf_t  *cpu_buf = (cvmx_ringbuf_t *) eccb.cfg_blk.pcpu_base_addr[cpu];
121232809Sjmallett
122232809Sjmallett    cpu_buf->pcpu_blk_info.size = size;
123232809Sjmallett    cpu_buf->pcpu_blk_info.max_samples = ((size - sizeof(cvmx_cpu_event_block_t)) / sizeof(cvmx_sample_entry_t));
124232809Sjmallett    cpu_buf->pcpu_blk_info.sample_count = 0;
125232809Sjmallett    cpu_buf->pcpu_blk_info.sample_read = 0;
126232809Sjmallett    cpu_buf->pcpu_blk_info.data = eccb.cfg_blk.pcpu_base_addr[cpu] + sizeof(cvmx_cpu_event_block_t) + PADBYTES;
127232809Sjmallett    cpu_buf->pcpu_blk_info.head = cpu_buf->pcpu_blk_info.tail = \
128232809Sjmallett       cpu_buf->pcpu_data = cpu_buf->pcpu_blk_info.data;
129232809Sjmallett    cpu_buf->pcpu_blk_info.end = eccb.cfg_blk.pcpu_base_addr[cpu] + size;
130232809Sjmallett
131232809Sjmallett    cvmx_atomic_set32(&read_percpu_block, 0);
132232809Sjmallett
133232809Sjmallett    /*
134232809Sjmallett     * Write per cpu mem base address info in to 'event config' named block,
135232809Sjmallett     * This info is needed by oct-remote-profile to get Per cpu memory
136232809Sjmallett     * base address of each core of the named block.
137232809Sjmallett     */
138232809Sjmallett    pcpu_cfg_blk = (cvmx_config_block_t *) eccb.config_blk_base_addr;
139232809Sjmallett    pcpu_cfg_blk->pcpu_base_addr[cpu] = eccb.cfg_blk.pcpu_base_addr[cpu];
140232809Sjmallett}
141232809Sjmallett
142232809Sjmallett/**
143232809Sjmallett * @INTERNAL
144232809Sjmallett * Retrieve the info from the 'event_config' named block.
145232809Sjmallett *
146232809Sjmallett * Here events value is read(as passed to oct-remote-profile) to reset perf
147232809Sjmallett * counters on every Perf counter overflow.
148232809Sjmallett *
149232809Sjmallett */
150232809Sjmallettstatic
151232809Sjmallettvoid cvmx_read_config_blk(void)
152232809Sjmallett{
153232809Sjmallett    eccb.config_blk_base_addr = (char *)cvmx_get_memory_addr(EVENT_BUFFER_CONFIG_BLOCK);
154232809Sjmallett    memcpy(&(eccb.cfg_blk.events), eccb.config_blk_base_addr + \
155232809Sjmallett       offsetof(cvmx_config_block_t, events), sizeof(int64_t));
156232809Sjmallett
157232809Sjmallett    cvmx_atomic_set32(&eccb.read_cfg_blk,1);
158232809Sjmallett    PRINTF("cfg_blk.events=%lu, sample_count=%ld\n", eccb.cfg_blk.events, eccb.cfg_blk.sample_count);
159232809Sjmallett}
160232809Sjmallett
161232809Sjmallett/**
162232809Sjmallett * @INTERNAL
163232809Sjmallett * Add new sample to the buffer and increment the head pointer and
164232809Sjmallett * global sample count(i.e sum total of samples collected on all cores)
165232809Sjmallett *
166232809Sjmallett */
167232809Sjmallettstatic
168232809Sjmallettvoid cvmx_add_sample_to_buffer(void)
169232809Sjmallett{
170232809Sjmallett    uint32_t epc;
171232809Sjmallett    int cpu = cvmx_get_core_num();
172232809Sjmallett    CVMX_MF_COP0(epc, COP0_EPC);
173232809Sjmallett
174232809Sjmallett    cvmx_ringbuf_t  *cpu_buf = (cvmx_ringbuf_t *) eccb.cfg_blk.pcpu_base_addr[cpu];
175232809Sjmallett
176232809Sjmallett    /*
177232809Sjmallett     * head/tail pointer can be NULL, and this case arises when oct-remote-profile is
178232809Sjmallett     * invoked afresh. To keep memory sane for current instance, we clear namedblock off
179232809Sjmallett     * previous data and this is accomplished by octeon_remote_write_mem from host.
180232809Sjmallett     */
181232809Sjmallett    if (cvmx_unlikely(!cpu_buf->pcpu_blk_info.head && !cpu_buf->pcpu_blk_info.end)) {
182232809Sjmallett       /* Reread the event count as a different threshold val could be
183232809Sjmallett        * passed with profiler alongside --events flag */
184232809Sjmallett        cvmx_read_config_blk();
185232809Sjmallett        cvmx_init_pcpu_block(cpu, EVENT_PERCPU_BUFFER_SIZE);
186232809Sjmallett    }
187232809Sjmallett
188232809Sjmallett    /* In case of hitting end of buffer, reset head,data ptr to start */
189232809Sjmallett    if (cpu_buf->pcpu_blk_info.head == cpu_buf->pcpu_blk_info.end)
190232809Sjmallett        cpu_buf->pcpu_blk_info.head = cpu_buf->pcpu_blk_info.data = cpu_buf->pcpu_data;
191232809Sjmallett
192232809Sjmallett    /* Store the pc, respective core no.*/
193232809Sjmallett    cvmx_sample_entry_t *sample = (cvmx_sample_entry_t *) cpu_buf->pcpu_blk_info.data;
194232809Sjmallett    sample->pc = epc;
195232809Sjmallett    sample->core = cpu;
196232809Sjmallett
197232809Sjmallett    /* Update Per CPU stats */
198232809Sjmallett    cpu_buf->pcpu_blk_info.sample_count++;
199232809Sjmallett    cpu_buf->pcpu_blk_info.data += sizeof(cvmx_sample_entry_t);
200232809Sjmallett    cpu_buf->pcpu_blk_info.head = cpu_buf->pcpu_blk_info.data;
201232809Sjmallett
202232809Sjmallett    /* Increment the global sample count i.e sum total of samples on all cores*/
203232809Sjmallett    cvmx_atomic_add64(&(pcpu_cfg_blk->sample_count), 1);
204232809Sjmallett
205232809Sjmallett    PRINTF("the core%d:pc 0x%016lx, sample_count=%ld\n", cpu, sample->pc, cpu_buf->pcpu_blk_info.sample_count);
206232809Sjmallett}
207232809Sjmallett
208232809Sjmallett/**
209232809Sjmallett * @INTERNAL
210232809Sjmallett * Reset performance counters
211232809Sjmallett *
212232809Sjmallett * @param pf     The performance counter Number (0, 1)
213232809Sjmallett * @param events The threshold value for which interrupt has to be asserted
214232809Sjmallett */
215232809Sjmallettstatic
216232809Sjmallettvoid cvmx_reset_perf_counter(int pf, uint64_t events)
217232809Sjmallett{
218232809Sjmallett    uint64_t pfc;
219232809Sjmallett    pfc = (1ull << 63) - events;
220232809Sjmallett
221232809Sjmallett    if (!pf) {
222232809Sjmallett        CVMX_MT_COP0(pfc, COP0_PERFVALUE0);
223232809Sjmallett    } else
224232809Sjmallett        CVMX_MT_COP0(pfc, COP0_PERFVALUE1);
225232809Sjmallett}
226232809Sjmallett
227232809Sjmallettvoid cvmx_collect_sample(void)
228232809Sjmallett{
229232809Sjmallett    if (!eccb.read_cfg_blk)
230232809Sjmallett        cvmx_read_config_blk();
231232809Sjmallett
232232809Sjmallett    if (read_percpu_block)
233232809Sjmallett        cvmx_init_pcpu_block(cvmx_get_core_num(), EVENT_PERCPU_BUFFER_SIZE);
234232809Sjmallett
235232809Sjmallett    cvmx_add_sample_to_buffer();
236232809Sjmallett    cvmx_reset_perf_counter(0, eccb.cfg_blk.events);
237232809Sjmallett}
238