sbus.c revision 130068
190618Stmm/*- 290618Stmm * Copyright (c) 1998 The NetBSD Foundation, Inc. 390618Stmm * All rights reserved. 490618Stmm * 590618Stmm * This code is derived from software contributed to The NetBSD Foundation 690618Stmm * by Paul Kranenburg. 790618Stmm * 890618Stmm * Redistribution and use in source and binary forms, with or without 990618Stmm * modification, are permitted provided that the following conditions 1090618Stmm * are met: 1190618Stmm * 1. Redistributions of source code must retain the above copyright 1290618Stmm * notice, this list of conditions and the following disclaimer. 1390618Stmm * 2. Redistributions in binary form must reproduce the above copyright 1490618Stmm * notice, this list of conditions and the following disclaimer in the 1590618Stmm * documentation and/or other materials provided with the distribution. 1690618Stmm * 3. All advertising materials mentioning features or use of this software 1790618Stmm * must display the following acknowledgement: 1890618Stmm * This product includes software developed by the NetBSD 1990618Stmm * Foundation, Inc. and its contributors. 2090618Stmm * 4. Neither the name of The NetBSD Foundation nor the names of its 2190618Stmm * contributors may be used to endorse or promote products derived 2290618Stmm * from this software without specific prior written permission. 2390618Stmm * 2490618Stmm * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS 2590618Stmm * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED 2690618Stmm * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR 2790618Stmm * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS 2890618Stmm * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 2990618Stmm * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 3090618Stmm * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 3190618Stmm * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 3290618Stmm * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 3390618Stmm * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 3490618Stmm * POSSIBILITY OF SUCH DAMAGE. 3590618Stmm */ 3690618Stmm/* 3790618Stmm * Copyright (c) 1992, 1993 3890618Stmm * The Regents of the University of California. All rights reserved. 3990618Stmm * 4090618Stmm * This software was developed by the Computer Systems Engineering group 4190618Stmm * at Lawrence Berkeley Laboratory under DARPA contract BG 91-66 and 4290618Stmm * contributed to Berkeley. 4390618Stmm * 4490618Stmm * All advertising materials mentioning features or use of this software 4590618Stmm * must display the following acknowledgement: 4690618Stmm * This product includes software developed by the University of 4790618Stmm * California, Lawrence Berkeley Laboratory. 4890618Stmm * 4990618Stmm * Redistribution and use in source and binary forms, with or without 5090618Stmm * modification, are permitted provided that the following conditions 5190618Stmm * are met: 5290618Stmm * 1. Redistributions of source code must retain the above copyright 5390618Stmm * notice, this list of conditions and the following disclaimer. 5490618Stmm * 2. Redistributions in binary form must reproduce the above copyright 5590618Stmm * notice, this list of conditions and the following disclaimer in the 5690618Stmm * documentation and/or other materials provided with the distribution. 5790618Stmm * 4. Neither the name of the University nor the names of its contributors 5890618Stmm * may be used to endorse or promote products derived from this software 5990618Stmm * without specific prior written permission. 6090618Stmm * 6190618Stmm * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND 6290618Stmm * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 6390618Stmm * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 6490618Stmm * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE 6590618Stmm * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 6690618Stmm * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 6790618Stmm * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 6890618Stmm * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 6990618Stmm * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 7090618Stmm * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 7190618Stmm * SUCH DAMAGE. 7290618Stmm */ 7390618Stmm/* 7490618Stmm * Copyright (c) 1999 Eduardo Horvath 7590618Stmm * Copyright (c) 2002 by Thomas Moestl <tmm@FreeBSD.org>. 7690618Stmm * All rights reserved. 7790618Stmm * 7890618Stmm * Redistribution and use in source and binary forms, with or without 7990618Stmm * modification, are permitted provided that the following conditions 8090618Stmm * are met: 8190618Stmm * 1. Redistributions of source code must retain the above copyright 8290618Stmm * notice, this list of conditions and the following disclaimer. 8390618Stmm * 8490618Stmm * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND 8590618Stmm * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 8690618Stmm * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 8790618Stmm * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE 8890618Stmm * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 8990618Stmm * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 9090618Stmm * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 9190618Stmm * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 9290618Stmm * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 9390618Stmm * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 9490618Stmm * SUCH DAMAGE. 9590618Stmm * 9690618Stmm * from: @(#)sbus.c 8.1 (Berkeley) 6/11/93 9790618Stmm * from: NetBSD: sbus.c,v 1.46 2001/10/07 20:30:41 eeh Exp 9890618Stmm * 9990618Stmm * $FreeBSD: head/sys/sparc64/sbus/sbus.c 130068 2004-06-04 11:52:25Z phk $ 10090618Stmm */ 10190618Stmm 10290618Stmm/* 10390618Stmm * Sbus support. 10490618Stmm */ 10590618Stmm#include <sys/param.h> 10690618Stmm#include <sys/systm.h> 10790618Stmm#include <sys/bus.h> 10890618Stmm#include <sys/kernel.h> 10990618Stmm#include <sys/malloc.h> 110130068Sphk#include <sys/module.h> 111107477Stmm#include <sys/pcpu.h> 11290618Stmm#include <sys/reboot.h> 11390618Stmm 114119338Simp#include <dev/ofw/openfirm.h> 11590618Stmm 11690618Stmm#include <machine/bus.h> 117116541Stmm#include <machine/bus_private.h> 11890618Stmm#include <machine/iommureg.h> 11990618Stmm#include <machine/bus_common.h> 12090618Stmm#include <machine/frame.h> 12190618Stmm#include <machine/intr_machdep.h> 12290618Stmm#include <machine/nexusvar.h> 12390618Stmm#include <machine/ofw_upa.h> 12490618Stmm#include <machine/resource.h> 12590618Stmm 12690618Stmm#include <sys/rman.h> 12790618Stmm 12890618Stmm#include <machine/iommuvar.h> 12990618Stmm 13090618Stmm#include <sparc64/sbus/ofw_sbus.h> 13190618Stmm#include <sparc64/sbus/sbusreg.h> 13290618Stmm#include <sparc64/sbus/sbusvar.h> 13390618Stmm 13490618Stmm 13590618Stmm#ifdef DEBUG 13690618Stmm#define SDB_DVMA 0x1 13790618Stmm#define SDB_INTR 0x2 13890618Stmmint sbus_debug = 0; 13990618Stmm#define DPRINTF(l, s) do { if (sbus_debug & l) printf s; } while (0) 14090618Stmm#else 14190618Stmm#define DPRINTF(l, s) 14290618Stmm#endif 14390618Stmm 14490618Stmmstruct sbus_devinfo { 14590618Stmm int sdi_burstsz; 14690618Stmm char *sdi_compat; 14790618Stmm char *sdi_name; /* PROM name */ 14890618Stmm phandle_t sdi_node; /* PROM node */ 14990618Stmm int sdi_slot; 15090618Stmm char *sdi_type; /* PROM name */ 15190618Stmm 15290618Stmm struct resource_list sdi_rl; 15390618Stmm}; 15490618Stmm 15590618Stmm/* Range descriptor, allocated for each sc_range. */ 15690618Stmmstruct sbus_rd { 15790618Stmm bus_addr_t rd_poffset; 15890618Stmm bus_addr_t rd_pend; 15990618Stmm int rd_slot; 16090618Stmm bus_addr_t rd_coffset; 16190618Stmm bus_addr_t rd_cend; 16290618Stmm struct rman rd_rman; 16390618Stmm bus_space_handle_t rd_bushandle; 16490618Stmm struct resource *rd_res; 16590618Stmm}; 16690618Stmm 16790618Stmmstruct sbus_softc { 16890618Stmm bus_space_tag_t sc_bustag; 16990618Stmm bus_space_handle_t sc_bushandle; 17090618Stmm bus_dma_tag_t sc_dmatag; 17190618Stmm bus_dma_tag_t sc_cdmatag; 17290618Stmm bus_space_tag_t sc_cbustag; 17390618Stmm int sc_clockfreq; /* clock frequency (in Hz) */ 17490618Stmm struct upa_regs *sc_reg; 17590618Stmm int sc_nreg; 17690618Stmm int sc_nrange; 17790618Stmm struct sbus_rd *sc_rd; 17890618Stmm int sc_burst; /* burst transfer sizes supported */ 17990618Stmm int *sc_intr_compat;/* `intr' property to sbus compat */ 18090618Stmm 18190618Stmm struct resource *sc_sysio_res; 18290618Stmm int sc_ign; /* Interrupt group number for this sysio */ 18390618Stmm struct iommu_state sc_is; /* IOMMU state, see iommureg.h */ 18490618Stmm 18590618Stmm struct resource *sc_ot_ires; 18690618Stmm void *sc_ot_ihand; 18790618Stmm struct resource *sc_pf_ires; 18890618Stmm void *sc_pf_ihand; 18990618Stmm}; 19090618Stmm 19190618Stmmstruct sbus_clr { 19290618Stmm struct sbus_softc *scl_sc; 19390618Stmm bus_addr_t scl_clr; /* clear register */ 19490618Stmm driver_intr_t *scl_handler; /* handler to call */ 19590618Stmm void *scl_arg; /* argument for the handler */ 19690618Stmm void *scl_cookie; /* interrupt cookie of parent bus */ 19790618Stmm}; 19890618Stmm 19990618Stmm#define SYSIO_READ8(sc, off) \ 20090618Stmm bus_space_read_8((sc)->sc_bustag, (sc)->sc_bushandle, (off)) 20190618Stmm#define SYSIO_WRITE8(sc, off, v) \ 20290618Stmm bus_space_write_8((sc)->sc_bustag, (sc)->sc_bushandle, (off), (v)) 20390618Stmm 20490618Stmmstatic int sbus_probe(device_t dev); 20590618Stmmstatic int sbus_print_child(device_t dev, device_t child); 20690618Stmmstatic void sbus_probe_nomatch(device_t dev, device_t child); 20790618Stmmstatic int sbus_read_ivar(device_t, device_t, int, u_long *); 20890618Stmmstatic struct resource_list *sbus_get_resource_list(device_t dev, 20990618Stmm device_t child); 21090618Stmmstatic int sbus_setup_intr(device_t, device_t, struct resource *, int, 21190618Stmm driver_intr_t *, void *, void **); 21290618Stmmstatic int sbus_teardown_intr(device_t, device_t, struct resource *, void *); 21390618Stmmstatic struct resource *sbus_alloc_resource(device_t, device_t, int, int *, 21490618Stmm u_long, u_long, u_long, u_int); 21590618Stmmstatic int sbus_activate_resource(device_t, device_t, int, int, 21690618Stmm struct resource *); 21790618Stmmstatic int sbus_deactivate_resource(device_t, device_t, int, int, 21890618Stmm struct resource *); 21990618Stmmstatic int sbus_release_resource(device_t, device_t, int, int, 22090618Stmm struct resource *); 22190618Stmm 22290618Stmmstatic struct sbus_devinfo * sbus_setup_dinfo(struct sbus_softc *sc, 22390618Stmm phandle_t node, char *name); 22490618Stmmstatic void sbus_destroy_dinfo(struct sbus_devinfo *dinfo); 22590618Stmmstatic void sbus_intr_stub(void *); 22690618Stmmstatic bus_space_tag_t sbus_alloc_bustag(struct sbus_softc *); 22790618Stmmstatic void sbus_overtemp(void *); 22890618Stmmstatic void sbus_pwrfail(void *); 22990618Stmm 23090618Stmmstatic device_method_t sbus_methods[] = { 23190618Stmm /* Device interface */ 23290618Stmm DEVMETHOD(device_probe, sbus_probe), 23390618Stmm DEVMETHOD(device_attach, bus_generic_attach), 23490618Stmm 23590618Stmm /* Bus interface */ 23690618Stmm DEVMETHOD(bus_print_child, sbus_print_child), 23790618Stmm DEVMETHOD(bus_probe_nomatch, sbus_probe_nomatch), 23890618Stmm DEVMETHOD(bus_read_ivar, sbus_read_ivar), 23990618Stmm DEVMETHOD(bus_setup_intr, sbus_setup_intr), 24090618Stmm DEVMETHOD(bus_teardown_intr, sbus_teardown_intr), 24190618Stmm DEVMETHOD(bus_alloc_resource, sbus_alloc_resource), 24290618Stmm DEVMETHOD(bus_activate_resource, sbus_activate_resource), 24390618Stmm DEVMETHOD(bus_deactivate_resource, sbus_deactivate_resource), 24490618Stmm DEVMETHOD(bus_release_resource, sbus_release_resource), 24590618Stmm DEVMETHOD(bus_get_resource_list, sbus_get_resource_list), 24690618Stmm DEVMETHOD(bus_get_resource, bus_generic_rl_get_resource), 24790618Stmm 24890618Stmm { 0, 0 } 24990618Stmm}; 25090618Stmm 25190618Stmmstatic driver_t sbus_driver = { 25290618Stmm "sbus", 25390618Stmm sbus_methods, 25490618Stmm sizeof(struct sbus_softc), 25590618Stmm}; 25690618Stmm 25790618Stmmstatic devclass_t sbus_devclass; 25890618Stmm 25990618StmmDRIVER_MODULE(sbus, nexus, sbus_driver, sbus_devclass, 0, 0); 26090618Stmm 26190618Stmm#define OFW_SBUS_TYPE "sbus" 26290618Stmm#define OFW_SBUS_NAME "sbus" 26390618Stmm 26490618Stmmstatic int 26590618Stmmsbus_probe(device_t dev) 26690618Stmm{ 26790618Stmm struct sbus_softc *sc = device_get_softc(dev); 26890618Stmm struct sbus_devinfo *sdi; 26990618Stmm struct sbus_ranges *range; 27090618Stmm struct resource *res; 27190618Stmm device_t cdev; 27290618Stmm bus_addr_t phys; 27390618Stmm bus_size_t size; 27490618Stmm char *name, *cname, *t; 27590618Stmm phandle_t child, node = nexus_get_node(dev); 27690618Stmm u_int64_t mr; 27790618Stmm int intr, clock, rid, vec, i; 27890618Stmm 27990618Stmm t = nexus_get_device_type(dev); 28090618Stmm if (((t == NULL || strcmp(t, OFW_SBUS_TYPE) != 0)) && 28190618Stmm strcmp(nexus_get_name(dev), OFW_SBUS_NAME) != 0) 28290618Stmm return (ENXIO); 28390618Stmm device_set_desc(dev, "U2S UPA-SBus bridge"); 28490618Stmm 28590618Stmm if ((sc->sc_nreg = OF_getprop_alloc(node, "reg", sizeof(*sc->sc_reg), 28690618Stmm (void **)&sc->sc_reg)) == -1) { 28790618Stmm panic("sbus_probe: error getting reg property"); 28890618Stmm } 28990618Stmm if (sc->sc_nreg < 1) 29090618Stmm panic("sbus_probe: bogus properties"); 29190618Stmm phys = UPA_REG_PHYS(&sc->sc_reg[0]); 29290618Stmm size = UPA_REG_SIZE(&sc->sc_reg[0]); 29390618Stmm rid = 0; 29490618Stmm sc->sc_sysio_res = bus_alloc_resource(dev, SYS_RES_MEMORY, &rid, phys, 29590618Stmm phys + size - 1, size, RF_ACTIVE); 29690618Stmm if (sc->sc_sysio_res == NULL || 29790618Stmm rman_get_start(sc->sc_sysio_res) != phys) 29890618Stmm panic("sbus_probe: can't allocate device memory"); 29990618Stmm sc->sc_bustag = rman_get_bustag(sc->sc_sysio_res); 30090618Stmm sc->sc_bushandle = rman_get_bushandle(sc->sc_sysio_res); 30190618Stmm 30290618Stmm if (OF_getprop(node, "interrupts", &intr, sizeof(intr)) == -1) 30390618Stmm panic("sbus_probe: cannot get IGN"); 304107477Stmm sc->sc_ign = intr & INTMAP_IGN_MASK; /* Find interrupt group no */ 30590618Stmm sc->sc_cbustag = sbus_alloc_bustag(sc); 30690618Stmm 30790618Stmm /* 30890618Stmm * Record clock frequency for synchronous SCSI. 30990618Stmm * IS THIS THE CORRECT DEFAULT?? 31090618Stmm */ 31190618Stmm if (OF_getprop(node, "clock-frequency", &clock, sizeof(clock)) == -1) 31290618Stmm clock = 25000000; 31390618Stmm sc->sc_clockfreq = clock; 31490618Stmm clock /= 1000; 31590618Stmm device_printf(dev, "clock %d.%03d MHz\n", clock / 1000, clock % 1000); 31690618Stmm 31790618Stmm /* 31890618Stmm * Collect address translations from the OBP. 31990618Stmm */ 32090618Stmm if ((sc->sc_nrange = OF_getprop_alloc(node, "ranges", 32190618Stmm sizeof(*range), (void **)&range)) == -1) { 32290618Stmm panic("%s: error getting ranges property", 32390618Stmm device_get_name(dev)); 32490618Stmm } 32590618Stmm sc->sc_rd = (struct sbus_rd *)malloc(sizeof(*sc->sc_rd) * sc->sc_nrange, 32690618Stmm M_DEVBUF, M_NOWAIT); 32790618Stmm if (sc->sc_rd == NULL) 32890618Stmm panic("sbus_probe: could not allocate rmans"); 32990618Stmm /* 33090618Stmm * Preallocate all space that the SBus bridge decodes, so that nothing 33190618Stmm * else gets in the way; set up rmans etc. 33290618Stmm */ 33390618Stmm for (i = 0; i < sc->sc_nrange; i++) { 33490618Stmm phys = range[i].poffset | ((bus_addr_t)range[i].pspace << 32); 33590618Stmm size = range[i].size; 33690618Stmm sc->sc_rd[i].rd_slot = range[i].cspace; 33790618Stmm sc->sc_rd[i].rd_coffset = range[i].coffset; 33890618Stmm sc->sc_rd[i].rd_cend = sc->sc_rd[i].rd_coffset + size; 33990618Stmm rid = 0; 34090618Stmm if ((res = bus_alloc_resource(dev, SYS_RES_MEMORY, &rid, phys, 34190618Stmm phys + size - 1, size, RF_ACTIVE)) == NULL) 34290618Stmm panic("sbus_probe: could not allocate decoded range"); 34390618Stmm sc->sc_rd[i].rd_bushandle = rman_get_bushandle(res); 34490618Stmm sc->sc_rd[i].rd_rman.rm_type = RMAN_ARRAY; 34590618Stmm sc->sc_rd[i].rd_rman.rm_descr = "SBus Device Memory"; 34690618Stmm if (rman_init(&sc->sc_rd[i].rd_rman) != 0 || 34790618Stmm rman_manage_region(&sc->sc_rd[i].rd_rman, 0, size) != 0) 348108798Stmm panic("sbus_probe: failed to set up memory rman"); 34990618Stmm sc->sc_rd[i].rd_poffset = phys; 35090618Stmm sc->sc_rd[i].rd_pend = phys + size; 35190618Stmm sc->sc_rd[i].rd_res = res; 35290618Stmm } 35390618Stmm free(range, M_OFWPROP); 35490618Stmm 35590618Stmm /* 35690618Stmm * Get the SBus burst transfer size if burst transfers are supported. 35790618Stmm * XXX: is the default correct? 35890618Stmm */ 35990618Stmm if (OF_getprop(node, "burst-sizes", &sc->sc_burst, 36090618Stmm sizeof(sc->sc_burst)) == -1 || sc->sc_burst == 0) 36190618Stmm sc->sc_burst = SBUS_BURST_DEF; 36290618Stmm 36390618Stmm /* initalise the IOMMU */ 36490618Stmm 36590618Stmm /* punch in our copies */ 36690618Stmm sc->sc_is.is_bustag = sc->sc_bustag; 36790618Stmm sc->sc_is.is_bushandle = sc->sc_bushandle; 36890618Stmm sc->sc_is.is_iommu = SBR_IOMMU; 36990618Stmm sc->sc_is.is_dtag = SBR_IOMMU_TLB_TAG_DIAG; 37090618Stmm sc->sc_is.is_ddram = SBR_IOMMU_TLB_DATA_DIAG; 37190618Stmm sc->sc_is.is_dqueue = SBR_IOMMU_QUEUE_DIAG; 37290618Stmm sc->sc_is.is_dva = SBR_IOMMU_SVADIAG; 37390618Stmm sc->sc_is.is_dtcmp = 0; 37490618Stmm sc->sc_is.is_sb[0] = SBR_STRBUF; 375123865Sobrien sc->sc_is.is_sb[1] = 0; 37690618Stmm 37790618Stmm /* give us a nice name.. */ 37890618Stmm name = (char *)malloc(32, M_DEVBUF, M_NOWAIT); 37990618Stmm if (name == 0) 38090618Stmm panic("sbus_probe: couldn't malloc iommu name"); 38190618Stmm snprintf(name, 32, "%s dvma", device_get_name(dev)); 38290618Stmm 383100188Stmm /* 384100188Stmm * Note: the SBus IOMMU ignores the high bits of an address, so a NULL 385100188Stmm * DMA pointer will be translated by the first page of the IOTSB. 386100188Stmm * To detect bugs we'll allocate and ignore the first entry. 387100188Stmm */ 388114484Stmm iommu_init(name, &sc->sc_is, 3, -1, 1); 38990618Stmm 390116213Stmm /* Create the DMA tag. */ 391116213Stmm sc->sc_dmatag = nexus_get_dmatag(dev); 392116213Stmm if (bus_dma_tag_create(sc->sc_dmatag, 8, 1, 0, 0x3ffffffff, NULL, NULL, 393117126Sscottl 0x3ffffffff, 0xff, 0xffffffff, 0, NULL, NULL, &sc->sc_cdmatag) != 0) 394116213Stmm panic("bus_dma_tag_create failed"); 395116213Stmm /* Customize the tag. */ 396116213Stmm sc->sc_cdmatag->dt_cookie = &sc->sc_is; 397116541Stmm sc->sc_cdmatag->dt_mt = &iommu_dma_methods; 398116213Stmm /* XXX: register as root dma tag (kludge). */ 399116213Stmm sparc64_root_dma_tag = sc->sc_cdmatag; 400116213Stmm 40190618Stmm /* Enable the over-temperature and power-fail intrrupts. */ 40290618Stmm rid = 0; 40390618Stmm mr = SYSIO_READ8(sc, SBR_THERM_INT_MAP); 40490618Stmm vec = INTVEC(mr); 40590618Stmm if ((sc->sc_ot_ires = bus_alloc_resource(dev, SYS_RES_IRQ, &rid, vec, 40690618Stmm vec, 1, RF_ACTIVE)) == NULL) 40790618Stmm panic("sbus_probe: failed to get temperature interrupt"); 40890618Stmm bus_setup_intr(dev, sc->sc_ot_ires, INTR_TYPE_MISC | INTR_FAST, 40990618Stmm sbus_overtemp, sc, &sc->sc_ot_ihand); 410107477Stmm SYSIO_WRITE8(sc, SBR_THERM_INT_MAP, INTMAP_ENABLE(mr, PCPU_GET(mid))); 41190618Stmm rid = 0; 41290618Stmm mr = SYSIO_READ8(sc, SBR_POWER_INT_MAP); 41390618Stmm vec = INTVEC(mr); 41490618Stmm if ((sc->sc_pf_ires = bus_alloc_resource(dev, SYS_RES_IRQ, &rid, vec, 41590618Stmm vec, 1, RF_ACTIVE)) == NULL) 41690618Stmm panic("sbus_probe: failed to get power fail interrupt"); 41790618Stmm bus_setup_intr(dev, sc->sc_pf_ires, INTR_TYPE_MISC | INTR_FAST, 41890618Stmm sbus_pwrfail, sc, &sc->sc_pf_ihand); 419107477Stmm SYSIO_WRITE8(sc, SBR_POWER_INT_MAP, INTMAP_ENABLE(mr, PCPU_GET(mid))); 42090618Stmm 42190618Stmm /* Initialize the counter-timer. */ 42290618Stmm sparc64_counter_init(sc->sc_bustag, sc->sc_bushandle, SBR_TC0); 42390618Stmm 42490618Stmm /* 42590618Stmm * Loop through ROM children, fixing any relative addresses 42690618Stmm * and then configuring each device. 42790618Stmm * `specials' is an array of device names that are treated 42890618Stmm * specially: 42990618Stmm */ 43090618Stmm for (child = OF_child(node); child != 0; child = OF_peer(child)) { 43190618Stmm if ((OF_getprop_alloc(child, "name", 1, (void **)&cname)) == -1) 43290618Stmm continue; 43390618Stmm 43490618Stmm if ((sdi = sbus_setup_dinfo(sc, child, cname)) == NULL) { 43590618Stmm device_printf(dev, "<%s>: incomplete\n", cname); 43690618Stmm free(cname, M_OFWPROP); 43790618Stmm continue; 43890618Stmm } 43990618Stmm if ((cdev = device_add_child(dev, NULL, -1)) == NULL) 44090618Stmm panic("sbus_probe: device_add_child failed"); 44190618Stmm device_set_ivars(cdev, sdi); 44290618Stmm } 44390618Stmm return (0); 44490618Stmm} 44590618Stmm 44690618Stmmstatic struct sbus_devinfo * 44790618Stmmsbus_setup_dinfo(struct sbus_softc *sc, phandle_t node, char *name) 44890618Stmm{ 44990618Stmm struct sbus_devinfo *sdi; 45090618Stmm struct sbus_regs *reg; 45190618Stmm u_int32_t base, iv, *intr; 45290618Stmm int i, nreg, nintr, slot, rslot; 45390618Stmm 454111119Simp sdi = malloc(sizeof(*sdi), M_DEVBUF, M_ZERO | M_WAITOK); 45590618Stmm if (sdi == NULL) 45690618Stmm return (NULL); 45790618Stmm resource_list_init(&sdi->sdi_rl); 45890618Stmm sdi->sdi_name = name; 45990618Stmm sdi->sdi_node = node; 460127510Stmm OF_getprop_alloc(node, "compatible", 1, (void **)&sdi->sdi_compat); 46190618Stmm OF_getprop_alloc(node, "device_type", 1, (void **)&sdi->sdi_type); 46290618Stmm slot = -1; 46390618Stmm nreg = OF_getprop_alloc(node, "reg", sizeof(*reg), (void **)®); 46490618Stmm if (nreg == -1) { 46590618Stmm if (sdi->sdi_type == NULL || 46690618Stmm strcmp(sdi->sdi_type, "hierarchical") != 0) { 46790618Stmm sbus_destroy_dinfo(sdi); 46890618Stmm return (NULL); 46990618Stmm } 47090618Stmm } else { 47190618Stmm for (i = 0; i < nreg; i++) { 47290618Stmm base = reg[i].sbr_offset; 47390618Stmm if (SBUS_ABS(base)) { 47490618Stmm rslot = SBUS_ABS_TO_SLOT(base); 47590618Stmm base = SBUS_ABS_TO_OFFSET(base); 47690618Stmm } else 47790618Stmm rslot = reg[i].sbr_slot; 47890618Stmm if (slot != -1 && slot != rslot) 47990618Stmm panic("sbus_setup_dinfo: multiple slots"); 48090618Stmm slot = rslot; 48190618Stmm 48290618Stmm resource_list_add(&sdi->sdi_rl, SYS_RES_MEMORY, i, 48390618Stmm base, base + reg[i].sbr_size, reg[i].sbr_size); 48490618Stmm } 48590618Stmm free(reg, M_OFWPROP); 48690618Stmm } 48790618Stmm sdi->sdi_slot = slot; 48890618Stmm 48990618Stmm /* 49090618Stmm * The `interrupts' property contains the Sbus interrupt level. 49190618Stmm */ 49290618Stmm nintr = OF_getprop_alloc(node, "interrupts", sizeof(*intr), (void **)&intr); 49390618Stmm if (nintr != -1) { 49490618Stmm for (i = 0; i < nintr; i++) { 49590618Stmm iv = intr[i]; 49690618Stmm /* 49790618Stmm * Sbus card devices need the slot number encoded into 49890618Stmm * the vector as this is generally not done. 49990618Stmm */ 500107477Stmm if ((iv & INTMAP_OBIO_MASK) == 0) 50190618Stmm iv |= slot << 3; 50290618Stmm /* Set the ign as appropriate. */ 50390618Stmm iv |= sc->sc_ign; 50490618Stmm resource_list_add(&sdi->sdi_rl, SYS_RES_IRQ, i, 50590618Stmm iv, iv, 1); 50690618Stmm } 50790618Stmm free(intr, M_OFWPROP); 50890618Stmm } 50990618Stmm if (OF_getprop(node, "burst-sizes", &sdi->sdi_burstsz, 51090618Stmm sizeof(sdi->sdi_burstsz)) == -1) 51190618Stmm sdi->sdi_burstsz = sc->sc_burst; 51290618Stmm else 51390618Stmm sdi->sdi_burstsz &= sc->sc_burst; 51490618Stmm 51590618Stmm return (sdi); 51690618Stmm} 51790618Stmm 51890618Stmm/* Free everything except sdi_name, which is handled separately. */ 51990618Stmmstatic void 52090618Stmmsbus_destroy_dinfo(struct sbus_devinfo *dinfo) 52190618Stmm{ 52290618Stmm 52390618Stmm resource_list_free(&dinfo->sdi_rl); 52490618Stmm if (dinfo->sdi_compat != NULL) 52590618Stmm free(dinfo->sdi_compat, M_OFWPROP); 52690618Stmm if (dinfo->sdi_type != NULL) 52790618Stmm free(dinfo->sdi_type, M_OFWPROP); 52890618Stmm free(dinfo, M_DEVBUF); 52990618Stmm} 53090618Stmm 53190618Stmmstatic int 53290618Stmmsbus_print_child(device_t dev, device_t child) 53390618Stmm{ 53490618Stmm struct sbus_devinfo *dinfo; 53590618Stmm struct resource_list *rl; 53690618Stmm int rv; 53790618Stmm 53890618Stmm dinfo = device_get_ivars(child); 53990618Stmm rl = &dinfo->sdi_rl; 54090618Stmm rv = bus_print_child_header(dev, child); 54190618Stmm rv += resource_list_print_type(rl, "mem", SYS_RES_MEMORY, "%#lx"); 54290618Stmm rv += resource_list_print_type(rl, "irq", SYS_RES_IRQ, "%ld"); 54390618Stmm rv += bus_print_child_footer(dev, child); 54490618Stmm return (rv); 54590618Stmm} 54690618Stmm 54790618Stmmstatic void 54890618Stmmsbus_probe_nomatch(device_t dev, device_t child) 54990618Stmm{ 55090618Stmm char *name; 55190618Stmm char *type; 55290618Stmm 55390618Stmm if (BUS_READ_IVAR(dev, child, SBUS_IVAR_NAME, 55490618Stmm (uintptr_t *)&name) != 0 || 55590618Stmm BUS_READ_IVAR(dev, child, SBUS_IVAR_DEVICE_TYPE, 55690618Stmm (uintptr_t *)&type) != 0) 55790618Stmm return; 55890618Stmm 55990618Stmm if (type == NULL) 56090618Stmm type = "(unknown)"; 56190618Stmm device_printf(dev, "<%s>, type %s (no driver attached)\n", 56290618Stmm name, type); 56390618Stmm} 56490618Stmm 56590618Stmmstatic int 56690618Stmmsbus_read_ivar(device_t dev, device_t child, int which, uintptr_t *result) 56790618Stmm{ 56890618Stmm struct sbus_softc *sc = device_get_softc(dev); 56990618Stmm struct sbus_devinfo *dinfo; 57090618Stmm 57190618Stmm if ((dinfo = device_get_ivars(child)) == NULL) 57290618Stmm return (ENOENT); 57390618Stmm switch (which) { 57490618Stmm case SBUS_IVAR_BURSTSZ: 57590618Stmm *result = dinfo->sdi_burstsz; 57690618Stmm break; 57790618Stmm case SBUS_IVAR_CLOCKFREQ: 57890618Stmm *result = sc->sc_clockfreq; 57990618Stmm break; 58090618Stmm case SBUS_IVAR_COMPAT: 58190618Stmm *result = (uintptr_t)dinfo->sdi_compat; 58290618Stmm break; 58390618Stmm case SBUS_IVAR_NAME: 58490618Stmm *result = (uintptr_t)dinfo->sdi_name; 58590618Stmm break; 58690618Stmm case SBUS_IVAR_NODE: 58790618Stmm *result = dinfo->sdi_node; 58890618Stmm break; 58990618Stmm case SBUS_IVAR_SLOT: 59090618Stmm *result = dinfo->sdi_slot; 59190618Stmm break; 59290618Stmm case SBUS_IVAR_DEVICE_TYPE: 59390618Stmm *result = (uintptr_t)dinfo->sdi_type; 59490618Stmm break; 59590618Stmm default: 59690618Stmm return (ENOENT); 59790618Stmm } 59890618Stmm return 0; 59990618Stmm} 60090618Stmm 60190618Stmmstatic struct resource_list * 60290618Stmmsbus_get_resource_list(device_t dev, device_t child) 60390618Stmm{ 60490618Stmm struct sbus_devinfo *sdi; 60590618Stmm 60690618Stmm sdi = device_get_ivars(child); 60790618Stmm return (&sdi->sdi_rl); 60890618Stmm} 60990618Stmm 61090618Stmm/* Write to the correct clr register, and call the actual handler. */ 61190618Stmmstatic void 61290618Stmmsbus_intr_stub(void *arg) 61390618Stmm{ 61490618Stmm struct sbus_clr *scl; 61590618Stmm 61690618Stmm scl = (struct sbus_clr *)arg; 61790618Stmm scl->scl_handler(scl->scl_arg); 61890618Stmm SYSIO_WRITE8(scl->scl_sc, scl->scl_clr, 0); 61990618Stmm} 62090618Stmm 62190618Stmmstatic int 62290618Stmmsbus_setup_intr(device_t dev, device_t child, 62390618Stmm struct resource *ires, int flags, driver_intr_t *intr, void *arg, 62490618Stmm void **cookiep) 62590618Stmm{ 62690618Stmm struct sbus_softc *sc; 62790618Stmm struct sbus_clr *scl; 62890618Stmm bus_addr_t intrmapptr, intrclrptr, intrptr; 62990618Stmm u_int64_t intrmap; 63090618Stmm u_int32_t inr, slot; 63190618Stmm int error, i; 63290618Stmm long vec = rman_get_start(ires); 63390618Stmm 63490618Stmm sc = (struct sbus_softc *)device_get_softc(dev); 63590618Stmm scl = (struct sbus_clr *)malloc(sizeof(*scl), M_DEVBUF, M_NOWAIT); 63690618Stmm if (scl == NULL) 637123865Sobrien return (0); 63890618Stmm intrptr = intrmapptr = intrclrptr = 0; 63990618Stmm intrmap = 0; 640107474Stmm inr = INTVEC(vec); 641107477Stmm if ((inr & INTMAP_OBIO_MASK) == 0) { 642107474Stmm /* 643107474Stmm * We're in an SBUS slot, register the map and clear 644107474Stmm * intr registers. 645107474Stmm */ 646107474Stmm slot = INTSLOT(vec); 647107474Stmm intrmapptr = SBR_SLOT0_INT_MAP + slot * 8; 648107474Stmm intrclrptr = SBR_SLOT0_INT_CLR + 649107474Stmm (slot * 8 * 8) + (INTPRI(vec) * 8); 650107474Stmm /* Enable the interrupt, insert IGN. */ 651107474Stmm intrmap = inr | sc->sc_ign; 652107474Stmm } else { 653107474Stmm intrptr = SBR_SCSI_INT_MAP; 654107474Stmm /* Insert IGN */ 655107474Stmm inr |= sc->sc_ign; 656107474Stmm for (i = 0; intrptr <= SBR_RESERVED_INT_MAP && 657107474Stmm INTVEC(intrmap = SYSIO_READ8(sc, intrptr)) != 658107474Stmm INTVEC(inr); intrptr += 8, i++) 659107474Stmm ; 660107474Stmm if (INTVEC(intrmap) == INTVEC(inr)) { 661107474Stmm /* Register the map and clear intr registers */ 662107474Stmm intrmapptr = intrptr; 663107474Stmm intrclrptr = SBR_SCSI_INT_CLR + i * 8; 664107474Stmm /* Enable the interrupt */ 665107474Stmm } else 666107474Stmm panic("sbus_setup_intr: IRQ not found!"); 667107474Stmm } 66890618Stmm 66990618Stmm scl->scl_sc = sc; 67090618Stmm scl->scl_arg = arg; 67190618Stmm scl->scl_handler = intr; 67290618Stmm scl->scl_clr = intrclrptr; 67390618Stmm /* Disable the interrupt while we fiddle with it */ 674107474Stmm SYSIO_WRITE8(sc, intrmapptr, intrmap); 67590618Stmm error = BUS_SETUP_INTR(device_get_parent(dev), child, ires, flags, 67690618Stmm sbus_intr_stub, scl, cookiep); 67790618Stmm if (error != 0) { 67890618Stmm free(scl, M_DEVBUF); 67990618Stmm return (error); 68090618Stmm } 68190618Stmm scl->scl_cookie = *cookiep; 68290618Stmm *cookiep = scl; 68390618Stmm 68490618Stmm /* 68590618Stmm * Clear the interrupt, it might have been triggered before it was 68690618Stmm * set up. 68790618Stmm */ 688107474Stmm SYSIO_WRITE8(sc, intrclrptr, 0); 68990618Stmm /* 690107477Stmm * Enable the interrupt and program the target module now we have the 691107477Stmm * handler installed. 69290618Stmm */ 693107477Stmm SYSIO_WRITE8(sc, intrmapptr, INTMAP_ENABLE(intrmap, PCPU_GET(mid))); 69490618Stmm return (error); 69590618Stmm} 69690618Stmm 69790618Stmmstatic int 69890618Stmmsbus_teardown_intr(device_t dev, device_t child, 69990618Stmm struct resource *vec, void *cookie) 70090618Stmm{ 70190618Stmm struct sbus_clr *scl; 70290618Stmm int error; 70390618Stmm 70490618Stmm scl = (struct sbus_clr *)cookie; 70590618Stmm error = BUS_TEARDOWN_INTR(device_get_parent(dev), child, vec, 70690618Stmm scl->scl_cookie); 70790618Stmm /* 70890618Stmm * Don't disable the interrupt for now, so that stray interupts get 70990618Stmm * detected... 71090618Stmm */ 71190618Stmm if (error != 0) 71290618Stmm free(scl, M_DEVBUF); 71390618Stmm return (error); 71490618Stmm} 71590618Stmm 716108798Stmm/* 717108798Stmm * There is no need to handle pass-throughs here; there are no bridges to 718108798Stmm * SBuses. 719108798Stmm */ 72090618Stmmstatic struct resource * 72190618Stmmsbus_alloc_resource(device_t bus, device_t child, int type, int *rid, 72290618Stmm u_long start, u_long end, u_long count, u_int flags) 72390618Stmm{ 72490618Stmm struct sbus_softc *sc; 72590618Stmm struct sbus_devinfo *sdi; 72690618Stmm struct rman *rm; 72790618Stmm struct resource *rv; 72890618Stmm struct resource_list *rl; 72990618Stmm struct resource_list_entry *rle; 73090618Stmm bus_space_handle_t bh; 73190618Stmm bus_addr_t toffs; 73290618Stmm bus_size_t tend; 73390618Stmm int i; 73490618Stmm int isdefault = (start == 0UL && end == ~0UL); 73590618Stmm int needactivate = flags & RF_ACTIVE; 73690618Stmm 73790618Stmm sc = (struct sbus_softc *)device_get_softc(bus); 73890618Stmm sdi = device_get_ivars(child); 73990618Stmm rl = &sdi->sdi_rl; 74090618Stmm rle = resource_list_find(rl, type, *rid); 74190618Stmm if (rle == NULL) 74290618Stmm return (NULL); 74390618Stmm if (rle->res != NULL) 74490618Stmm panic("sbus_alloc_resource: resource entry is busy"); 74590618Stmm if (isdefault) { 74690618Stmm start = rle->start; 74790618Stmm count = ulmax(count, rle->count); 74890618Stmm end = ulmax(rle->end, start + count - 1); 74990618Stmm } 75090618Stmm switch (type) { 75190618Stmm case SYS_RES_IRQ: 752108798Stmm rv = BUS_ALLOC_RESOURCE(device_get_parent(bus), child, type, 753108798Stmm rid, start, end, count, flags); 75490618Stmm if (rv == NULL) 75590618Stmm return (NULL); 75690618Stmm break; 75790618Stmm case SYS_RES_MEMORY: 75890618Stmm rm = NULL; 75990618Stmm bh = toffs = tend = 0; 76090618Stmm for (i = 0; i < sc->sc_nrange; i++) { 76190618Stmm if (sc->sc_rd[i].rd_slot != sdi->sdi_slot || 76290618Stmm start < sc->sc_rd[i].rd_coffset || 76390618Stmm start > sc->sc_rd[i].rd_cend) 76490618Stmm continue; 76590618Stmm /* Disallow cross-range allocations. */ 76690618Stmm if (end > sc->sc_rd[i].rd_cend) 76790618Stmm return (NULL); 76890618Stmm /* We've found the connection to the parent bus */ 76990618Stmm toffs = start - sc->sc_rd[i].rd_coffset; 77090618Stmm tend = end - sc->sc_rd[i].rd_coffset; 77190618Stmm rm = &sc->sc_rd[i].rd_rman; 77290618Stmm bh = sc->sc_rd[i].rd_bushandle; 77390618Stmm } 774123865Sobrien if (toffs == 0L) 77590618Stmm return (NULL); 77690618Stmm flags &= ~RF_ACTIVE; 77790618Stmm rv = rman_reserve_resource(rm, toffs, tend, count, flags, 77890618Stmm child); 77990618Stmm if (rv == NULL) 78090618Stmm return (NULL); 78190618Stmm rman_set_bustag(rv, sc->sc_cbustag); 78290618Stmm rman_set_bushandle(rv, bh + rman_get_start(rv)); 78390618Stmm if (needactivate) { 78490618Stmm if (bus_activate_resource(child, type, *rid, rv)) { 78590618Stmm rman_release_resource(rv); 78690618Stmm return (NULL); 78790618Stmm } 78890618Stmm } 78990618Stmm break; 79090618Stmm default: 79190618Stmm return (NULL); 79290618Stmm } 79390618Stmm rle->res = rv; 79490618Stmm return (rv); 79590618Stmm} 79690618Stmm 79790618Stmmstatic int 79890618Stmmsbus_activate_resource(device_t bus, device_t child, int type, int rid, 79990618Stmm struct resource *r) 80090618Stmm{ 80190618Stmm 802108798Stmm if (type == SYS_RES_IRQ) { 803108798Stmm return (BUS_ACTIVATE_RESOURCE(device_get_parent(bus), 804108798Stmm child, type, rid, r)); 805108798Stmm } 80690618Stmm return (rman_activate_resource(r)); 80790618Stmm} 80890618Stmm 80990618Stmmstatic int 81090618Stmmsbus_deactivate_resource(device_t bus, device_t child, int type, int rid, 81190618Stmm struct resource *r) 81290618Stmm{ 81390618Stmm 814108798Stmm if (type == SYS_RES_IRQ) { 815108798Stmm return (BUS_DEACTIVATE_RESOURCE(device_get_parent(bus), 816108798Stmm child, type, rid, r)); 817108798Stmm } 81890618Stmm return (rman_deactivate_resource(r)); 81990618Stmm} 82090618Stmm 82190618Stmmstatic int 82290618Stmmsbus_release_resource(device_t bus, device_t child, int type, int rid, 82390618Stmm struct resource *r) 82490618Stmm{ 825108798Stmm struct sbus_devinfo *sdi; 826108798Stmm struct resource_list_entry *rle; 827108798Stmm int error = 0; 82890618Stmm 82990618Stmm if (type == SYS_RES_IRQ) 830108798Stmm error = BUS_RELEASE_RESOURCE(device_get_parent(bus), child, 831108798Stmm type, rid, r); 832108798Stmm else { 833108798Stmm if ((rman_get_flags(r) & RF_ACTIVE) != 0) 834108798Stmm error = bus_deactivate_resource(child, type, rid, r); 835108798Stmm if (error != 0) 836108798Stmm return (error); 837108798Stmm error = rman_release_resource(r); 83890618Stmm } 839108798Stmm if (error != 0) 840108798Stmm return (error); 841108798Stmm sdi = device_get_ivars(child); 842108798Stmm rle = resource_list_find(&sdi->sdi_rl, type, rid); 843108798Stmm if (rle == NULL) 844108798Stmm panic("sbus_release_resource: can't find resource"); 845108798Stmm if (rle->res == NULL) 846108798Stmm panic("sbus_release_resource: resource entry is not busy"); 847108798Stmm rle->res = NULL; 848108798Stmm return (0); 84990618Stmm} 85090618Stmm 85190618Stmm/* 85290618Stmm * Handle an overtemp situation. 85390618Stmm * 85490618Stmm * SPARCs have temperature sensors which generate interrupts 85590618Stmm * if the machine's temperature exceeds a certain threshold. 85690618Stmm * This handles the interrupt and powers off the machine. 85790618Stmm * The same needs to be done to PCI controller drivers. 85890618Stmm */ 85990618Stmmstatic void 86090618Stmmsbus_overtemp(void *arg) 86190618Stmm{ 86290618Stmm 86390618Stmm printf("DANGER: OVER TEMPERATURE detected\nShutting down NOW.\n"); 86490618Stmm shutdown_nice(RB_POWEROFF); 86590618Stmm} 86690618Stmm 86790618Stmm/* Try to shut down in time in case of power failure. */ 86890618Stmmstatic void 86990618Stmmsbus_pwrfail(void *arg) 87090618Stmm{ 87190618Stmm 87290618Stmm printf("Power failure detected\nShutting down NOW.\n"); 87390618Stmm shutdown_nice(0); 87490618Stmm} 87590618Stmm 87690618Stmmstatic bus_space_tag_t 87790618Stmmsbus_alloc_bustag(struct sbus_softc *sc) 87890618Stmm{ 87990618Stmm bus_space_tag_t sbt; 88090618Stmm 88190618Stmm sbt = (bus_space_tag_t)malloc(sizeof(struct bus_space_tag), M_DEVBUF, 88290618Stmm M_NOWAIT | M_ZERO); 88390618Stmm if (sbt == NULL) 88490618Stmm panic("sbus_alloc_bustag: out of memory"); 88590618Stmm 88690618Stmm bzero(sbt, sizeof *sbt); 887108815Stmm sbt->bst_cookie = sc; 888108815Stmm sbt->bst_parent = sc->sc_bustag; 889108815Stmm sbt->bst_type = SBUS_BUS_SPACE; 89090618Stmm return (sbt); 89190618Stmm} 892