t4_main.c revision 318844
1/*- 2 * Copyright (c) 2011 Chelsio Communications, Inc. 3 * All rights reserved. 4 * Written by: Navdeep Parhar <np@FreeBSD.org> 5 * 6 * Redistribution and use in source and binary forms, with or without 7 * modification, are permitted provided that the following conditions 8 * are met: 9 * 1. Redistributions of source code must retain the above copyright 10 * notice, this list of conditions and the following disclaimer. 11 * 2. Redistributions in binary form must reproduce the above copyright 12 * notice, this list of conditions and the following disclaimer in the 13 * documentation and/or other materials provided with the distribution. 14 * 15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 16 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 18 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 19 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 20 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 21 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 22 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 23 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 24 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 25 * SUCH DAMAGE. 26 */ 27 28#include <sys/cdefs.h> 29__FBSDID("$FreeBSD: stable/10/sys/dev/cxgbe/t4_main.c 318844 2017-05-25 01:01:35Z np $"); 30 31#include "opt_ddb.h" 32#include "opt_inet.h" 33#include "opt_inet6.h" 34 35#include <sys/param.h> 36#include <sys/conf.h> 37#include <sys/priv.h> 38#include <sys/kernel.h> 39#include <sys/bus.h> 40#include <sys/systm.h> 41#include <sys/counter.h> 42#include <sys/module.h> 43#include <sys/malloc.h> 44#include <sys/queue.h> 45#include <sys/taskqueue.h> 46#include <sys/pciio.h> 47#include <dev/pci/pcireg.h> 48#include <dev/pci/pcivar.h> 49#include <dev/pci/pci_private.h> 50#include <sys/firmware.h> 51#include <sys/sbuf.h> 52#include <sys/smp.h> 53#include <sys/socket.h> 54#include <sys/sockio.h> 55#include <sys/sysctl.h> 56#include <net/ethernet.h> 57#include <net/if.h> 58#include <net/if_types.h> 59#include <net/if_dl.h> 60#include <net/if_vlan_var.h> 61#ifdef RSS 62#include <net/rss_config.h> 63#endif 64#if defined(__i386__) || defined(__amd64__) 65#include <vm/vm.h> 66#include <vm/pmap.h> 67#endif 68#ifdef DDB 69#include <ddb/ddb.h> 70#include <ddb/db_lex.h> 71#endif 72 73#include "common/common.h" 74#include "common/t4_msg.h" 75#include "common/t4_regs.h" 76#include "common/t4_regs_values.h" 77#include "t4_ioctl.h" 78#include "t4_l2t.h" 79#include "t4_mp_ring.h" 80 81/* T4 bus driver interface */ 82static int t4_probe(device_t); 83static int t4_attach(device_t); 84static int t4_detach(device_t); 85static device_method_t t4_methods[] = { 86 DEVMETHOD(device_probe, t4_probe), 87 DEVMETHOD(device_attach, t4_attach), 88 DEVMETHOD(device_detach, t4_detach), 89 90 DEVMETHOD_END 91}; 92static driver_t t4_driver = { 93 "t4nex", 94 t4_methods, 95 sizeof(struct adapter) 96}; 97 98 99/* T4 port (cxgbe) interface */ 100static int cxgbe_probe(device_t); 101static int cxgbe_attach(device_t); 102static int cxgbe_detach(device_t); 103device_method_t cxgbe_methods[] = { 104 DEVMETHOD(device_probe, cxgbe_probe), 105 DEVMETHOD(device_attach, cxgbe_attach), 106 DEVMETHOD(device_detach, cxgbe_detach), 107 { 0, 0 } 108}; 109static driver_t cxgbe_driver = { 110 "cxgbe", 111 cxgbe_methods, 112 sizeof(struct port_info) 113}; 114 115/* T4 VI (vcxgbe) interface */ 116static int vcxgbe_probe(device_t); 117static int vcxgbe_attach(device_t); 118static int vcxgbe_detach(device_t); 119static device_method_t vcxgbe_methods[] = { 120 DEVMETHOD(device_probe, vcxgbe_probe), 121 DEVMETHOD(device_attach, vcxgbe_attach), 122 DEVMETHOD(device_detach, vcxgbe_detach), 123 { 0, 0 } 124}; 125static driver_t vcxgbe_driver = { 126 "vcxgbe", 127 vcxgbe_methods, 128 sizeof(struct vi_info) 129}; 130 131static d_ioctl_t t4_ioctl; 132 133static struct cdevsw t4_cdevsw = { 134 .d_version = D_VERSION, 135 .d_ioctl = t4_ioctl, 136 .d_name = "t4nex", 137}; 138 139/* T5 bus driver interface */ 140static int t5_probe(device_t); 141static device_method_t t5_methods[] = { 142 DEVMETHOD(device_probe, t5_probe), 143 DEVMETHOD(device_attach, t4_attach), 144 DEVMETHOD(device_detach, t4_detach), 145 146 DEVMETHOD_END 147}; 148static driver_t t5_driver = { 149 "t5nex", 150 t5_methods, 151 sizeof(struct adapter) 152}; 153 154 155/* T5 port (cxl) interface */ 156static driver_t cxl_driver = { 157 "cxl", 158 cxgbe_methods, 159 sizeof(struct port_info) 160}; 161 162/* T5 VI (vcxl) interface */ 163static driver_t vcxl_driver = { 164 "vcxl", 165 vcxgbe_methods, 166 sizeof(struct vi_info) 167}; 168 169/* T6 bus driver interface */ 170static int t6_probe(device_t); 171static device_method_t t6_methods[] = { 172 DEVMETHOD(device_probe, t6_probe), 173 DEVMETHOD(device_attach, t4_attach), 174 DEVMETHOD(device_detach, t4_detach), 175 176 DEVMETHOD_END 177}; 178static driver_t t6_driver = { 179 "t6nex", 180 t6_methods, 181 sizeof(struct adapter) 182}; 183 184 185/* T6 port (cc) interface */ 186static driver_t cc_driver = { 187 "cc", 188 cxgbe_methods, 189 sizeof(struct port_info) 190}; 191 192/* T6 VI (vcc) interface */ 193static driver_t vcc_driver = { 194 "vcc", 195 vcxgbe_methods, 196 sizeof(struct vi_info) 197}; 198 199/* ifnet + media interface */ 200static void cxgbe_init(void *); 201static int cxgbe_ioctl(struct ifnet *, unsigned long, caddr_t); 202static int cxgbe_transmit(struct ifnet *, struct mbuf *); 203static void cxgbe_qflush(struct ifnet *); 204static int cxgbe_media_change(struct ifnet *); 205static void cxgbe_media_status(struct ifnet *, struct ifmediareq *); 206 207MALLOC_DEFINE(M_CXGBE, "cxgbe", "Chelsio T4/T5 Ethernet driver and services"); 208 209/* 210 * Correct lock order when you need to acquire multiple locks is t4_list_lock, 211 * then ADAPTER_LOCK, then t4_uld_list_lock. 212 */ 213static struct sx t4_list_lock; 214SLIST_HEAD(, adapter) t4_list; 215#ifdef TCP_OFFLOAD 216static struct sx t4_uld_list_lock; 217SLIST_HEAD(, uld_info) t4_uld_list; 218#endif 219 220/* 221 * Tunables. See tweak_tunables() too. 222 * 223 * Each tunable is set to a default value here if it's known at compile-time. 224 * Otherwise it is set to -n as an indication to tweak_tunables() that it should 225 * provide a reasonable default (upto n) when the driver is loaded. 226 * 227 * Tunables applicable to both T4 and T5 are under hw.cxgbe. Those specific to 228 * T5 are under hw.cxl. 229 */ 230 231/* 232 * Number of queues for tx and rx, 10G and 1G, NIC and offload. 233 */ 234#define NTXQ_10G 16 235int t4_ntxq10g = -NTXQ_10G; 236TUNABLE_INT("hw.cxgbe.ntxq10g", &t4_ntxq10g); 237 238#define NRXQ_10G 8 239int t4_nrxq10g = -NRXQ_10G; 240TUNABLE_INT("hw.cxgbe.nrxq10g", &t4_nrxq10g); 241 242#define NTXQ_1G 4 243int t4_ntxq1g = -NTXQ_1G; 244TUNABLE_INT("hw.cxgbe.ntxq1g", &t4_ntxq1g); 245 246#define NRXQ_1G 2 247int t4_nrxq1g = -NRXQ_1G; 248TUNABLE_INT("hw.cxgbe.nrxq1g", &t4_nrxq1g); 249 250#define NTXQ_VI 1 251static int t4_ntxq_vi = -NTXQ_VI; 252TUNABLE_INT("hw.cxgbe.ntxq_vi", &t4_ntxq_vi); 253 254#define NRXQ_VI 1 255static int t4_nrxq_vi = -NRXQ_VI; 256TUNABLE_INT("hw.cxgbe.nrxq_vi", &t4_nrxq_vi); 257 258static int t4_rsrv_noflowq = 0; 259TUNABLE_INT("hw.cxgbe.rsrv_noflowq", &t4_rsrv_noflowq); 260 261#ifdef TCP_OFFLOAD 262#define NOFLDTXQ_10G 8 263static int t4_nofldtxq10g = -NOFLDTXQ_10G; 264TUNABLE_INT("hw.cxgbe.nofldtxq10g", &t4_nofldtxq10g); 265 266#define NOFLDRXQ_10G 2 267static int t4_nofldrxq10g = -NOFLDRXQ_10G; 268TUNABLE_INT("hw.cxgbe.nofldrxq10g", &t4_nofldrxq10g); 269 270#define NOFLDTXQ_1G 2 271static int t4_nofldtxq1g = -NOFLDTXQ_1G; 272TUNABLE_INT("hw.cxgbe.nofldtxq1g", &t4_nofldtxq1g); 273 274#define NOFLDRXQ_1G 1 275static int t4_nofldrxq1g = -NOFLDRXQ_1G; 276TUNABLE_INT("hw.cxgbe.nofldrxq1g", &t4_nofldrxq1g); 277 278#define NOFLDTXQ_VI 1 279static int t4_nofldtxq_vi = -NOFLDTXQ_VI; 280TUNABLE_INT("hw.cxgbe.nofldtxq_vi", &t4_nofldtxq_vi); 281 282#define NOFLDRXQ_VI 1 283static int t4_nofldrxq_vi = -NOFLDRXQ_VI; 284TUNABLE_INT("hw.cxgbe.nofldrxq_vi", &t4_nofldrxq_vi); 285#endif 286 287#ifdef DEV_NETMAP 288#define NNMTXQ_VI 2 289static int t4_nnmtxq_vi = -NNMTXQ_VI; 290TUNABLE_INT("hw.cxgbe.nnmtxq_vi", &t4_nnmtxq_vi); 291 292#define NNMRXQ_VI 2 293static int t4_nnmrxq_vi = -NNMRXQ_VI; 294TUNABLE_INT("hw.cxgbe.nnmrxq_vi", &t4_nnmrxq_vi); 295#endif 296 297/* 298 * Holdoff parameters for 10G and 1G ports. 299 */ 300#define TMR_IDX_10G 1 301int t4_tmr_idx_10g = TMR_IDX_10G; 302TUNABLE_INT("hw.cxgbe.holdoff_timer_idx_10G", &t4_tmr_idx_10g); 303 304#define PKTC_IDX_10G (-1) 305int t4_pktc_idx_10g = PKTC_IDX_10G; 306TUNABLE_INT("hw.cxgbe.holdoff_pktc_idx_10G", &t4_pktc_idx_10g); 307 308#define TMR_IDX_1G 1 309int t4_tmr_idx_1g = TMR_IDX_1G; 310TUNABLE_INT("hw.cxgbe.holdoff_timer_idx_1G", &t4_tmr_idx_1g); 311 312#define PKTC_IDX_1G (-1) 313int t4_pktc_idx_1g = PKTC_IDX_1G; 314TUNABLE_INT("hw.cxgbe.holdoff_pktc_idx_1G", &t4_pktc_idx_1g); 315 316/* 317 * Size (# of entries) of each tx and rx queue. 318 */ 319unsigned int t4_qsize_txq = TX_EQ_QSIZE; 320TUNABLE_INT("hw.cxgbe.qsize_txq", &t4_qsize_txq); 321 322unsigned int t4_qsize_rxq = RX_IQ_QSIZE; 323TUNABLE_INT("hw.cxgbe.qsize_rxq", &t4_qsize_rxq); 324 325/* 326 * Interrupt types allowed (bits 0, 1, 2 = INTx, MSI, MSI-X respectively). 327 */ 328int t4_intr_types = INTR_MSIX | INTR_MSI | INTR_INTX; 329TUNABLE_INT("hw.cxgbe.interrupt_types", &t4_intr_types); 330 331/* 332 * Configuration file. 333 */ 334#define DEFAULT_CF "default" 335#define FLASH_CF "flash" 336#define UWIRE_CF "uwire" 337#define FPGA_CF "fpga" 338static char t4_cfg_file[32] = DEFAULT_CF; 339TUNABLE_STR("hw.cxgbe.config_file", t4_cfg_file, sizeof(t4_cfg_file)); 340 341/* 342 * PAUSE settings (bit 0, 1 = rx_pause, tx_pause respectively). 343 * rx_pause = 1 to heed incoming PAUSE frames, 0 to ignore them. 344 * tx_pause = 1 to emit PAUSE frames when the rx FIFO reaches its high water 345 * mark or when signalled to do so, 0 to never emit PAUSE. 346 */ 347static int t4_pause_settings = PAUSE_TX | PAUSE_RX; 348TUNABLE_INT("hw.cxgbe.pause_settings", &t4_pause_settings); 349 350/* 351 * Forward Error Correction settings (bit 0, 1, 2 = FEC_RS, FEC_BASER_RS, 352 * FEC_RESERVED respectively). 353 * -1 to run with the firmware default. 354 * 0 to disable FEC. 355 */ 356static int t4_fec = -1; 357TUNABLE_INT("hw.cxgbe.fec", &t4_fec); 358 359/* 360 * Link autonegotiation. 361 * -1 to run with the firmware default. 362 * 0 to disable. 363 * 1 to enable. 364 */ 365static int t4_autoneg = -1; 366TUNABLE_INT("hw.cxgbe.autoneg", &t4_autoneg); 367 368/* 369 * Firmware auto-install by driver during attach (0, 1, 2 = prohibited, allowed, 370 * encouraged respectively). 371 */ 372static unsigned int t4_fw_install = 1; 373TUNABLE_INT("hw.cxgbe.fw_install", &t4_fw_install); 374 375/* 376 * ASIC features that will be used. Disable the ones you don't want so that the 377 * chip resources aren't wasted on features that will not be used. 378 */ 379static int t4_nbmcaps_allowed = 0; 380TUNABLE_INT("hw.cxgbe.nbmcaps_allowed", &t4_nbmcaps_allowed); 381 382static int t4_linkcaps_allowed = 0; /* No DCBX, PPP, etc. by default */ 383TUNABLE_INT("hw.cxgbe.linkcaps_allowed", &t4_linkcaps_allowed); 384 385static int t4_switchcaps_allowed = FW_CAPS_CONFIG_SWITCH_INGRESS | 386 FW_CAPS_CONFIG_SWITCH_EGRESS; 387TUNABLE_INT("hw.cxgbe.switchcaps_allowed", &t4_switchcaps_allowed); 388 389static int t4_niccaps_allowed = FW_CAPS_CONFIG_NIC; 390TUNABLE_INT("hw.cxgbe.niccaps_allowed", &t4_niccaps_allowed); 391 392static int t4_toecaps_allowed = -1; 393TUNABLE_INT("hw.cxgbe.toecaps_allowed", &t4_toecaps_allowed); 394 395static int t4_rdmacaps_allowed = -1; 396TUNABLE_INT("hw.cxgbe.rdmacaps_allowed", &t4_rdmacaps_allowed); 397 398static int t4_cryptocaps_allowed = 0; 399TUNABLE_INT("hw.cxgbe.cryptocaps_allowed", &t4_cryptocaps_allowed); 400 401static int t4_iscsicaps_allowed = -1; 402TUNABLE_INT("hw.cxgbe.iscsicaps_allowed", &t4_iscsicaps_allowed); 403 404static int t4_fcoecaps_allowed = 0; 405TUNABLE_INT("hw.cxgbe.fcoecaps_allowed", &t4_fcoecaps_allowed); 406 407static int t5_write_combine = 0; 408TUNABLE_INT("hw.cxl.write_combine", &t5_write_combine); 409 410static int t4_num_vis = 1; 411TUNABLE_INT("hw.cxgbe.num_vis", &t4_num_vis); 412 413/* Functions used by extra VIs to obtain unique MAC addresses for each VI. */ 414static int vi_mac_funcs[] = { 415 FW_VI_FUNC_OFLD, 416 FW_VI_FUNC_IWARP, 417 FW_VI_FUNC_OPENISCSI, 418 FW_VI_FUNC_OPENFCOE, 419 FW_VI_FUNC_FOISCSI, 420 FW_VI_FUNC_FOFCOE, 421}; 422 423struct intrs_and_queues { 424 uint16_t intr_type; /* INTx, MSI, or MSI-X */ 425 uint16_t nirq; /* Total # of vectors */ 426 uint16_t intr_flags_10g;/* Interrupt flags for each 10G port */ 427 uint16_t intr_flags_1g; /* Interrupt flags for each 1G port */ 428 uint16_t ntxq10g; /* # of NIC txq's for each 10G port */ 429 uint16_t nrxq10g; /* # of NIC rxq's for each 10G port */ 430 uint16_t ntxq1g; /* # of NIC txq's for each 1G port */ 431 uint16_t nrxq1g; /* # of NIC rxq's for each 1G port */ 432 uint16_t rsrv_noflowq; /* Flag whether to reserve queue 0 */ 433 uint16_t nofldtxq10g; /* # of TOE txq's for each 10G port */ 434 uint16_t nofldrxq10g; /* # of TOE rxq's for each 10G port */ 435 uint16_t nofldtxq1g; /* # of TOE txq's for each 1G port */ 436 uint16_t nofldrxq1g; /* # of TOE rxq's for each 1G port */ 437 438 /* The vcxgbe/vcxl interfaces use these and not the ones above. */ 439 uint16_t ntxq_vi; /* # of NIC txq's */ 440 uint16_t nrxq_vi; /* # of NIC rxq's */ 441 uint16_t nofldtxq_vi; /* # of TOE txq's */ 442 uint16_t nofldrxq_vi; /* # of TOE rxq's */ 443 uint16_t nnmtxq_vi; /* # of netmap txq's */ 444 uint16_t nnmrxq_vi; /* # of netmap rxq's */ 445}; 446 447struct filter_entry { 448 uint32_t valid:1; /* filter allocated and valid */ 449 uint32_t locked:1; /* filter is administratively locked */ 450 uint32_t pending:1; /* filter action is pending firmware reply */ 451 uint32_t smtidx:8; /* Source MAC Table index for smac */ 452 struct l2t_entry *l2t; /* Layer Two Table entry for dmac */ 453 454 struct t4_filter_specification fs; 455}; 456 457static void setup_memwin(struct adapter *); 458static void position_memwin(struct adapter *, int, uint32_t); 459static int rw_via_memwin(struct adapter *, int, uint32_t, uint32_t *, int, int); 460static inline int read_via_memwin(struct adapter *, int, uint32_t, uint32_t *, 461 int); 462static inline int write_via_memwin(struct adapter *, int, uint32_t, 463 const uint32_t *, int); 464static int validate_mem_range(struct adapter *, uint32_t, int); 465static int fwmtype_to_hwmtype(int); 466static int validate_mt_off_len(struct adapter *, int, uint32_t, int, 467 uint32_t *); 468static int fixup_devlog_params(struct adapter *); 469static int cfg_itype_and_nqueues(struct adapter *, int, int, int, 470 struct intrs_and_queues *); 471static int prep_firmware(struct adapter *); 472static int partition_resources(struct adapter *, const struct firmware *, 473 const char *); 474static int get_params__pre_init(struct adapter *); 475static int get_params__post_init(struct adapter *); 476static int set_params__post_init(struct adapter *); 477static void t4_set_desc(struct adapter *); 478static void build_medialist(struct port_info *, struct ifmedia *); 479static int cxgbe_init_synchronized(struct vi_info *); 480static int cxgbe_uninit_synchronized(struct vi_info *); 481static void quiesce_txq(struct adapter *, struct sge_txq *); 482static void quiesce_wrq(struct adapter *, struct sge_wrq *); 483static void quiesce_iq(struct adapter *, struct sge_iq *); 484static void quiesce_fl(struct adapter *, struct sge_fl *); 485static int t4_alloc_irq(struct adapter *, struct irq *, int rid, 486 driver_intr_t *, void *, char *); 487static int t4_free_irq(struct adapter *, struct irq *); 488static void get_regs(struct adapter *, struct t4_regdump *, uint8_t *); 489static void vi_refresh_stats(struct adapter *, struct vi_info *); 490static void cxgbe_refresh_stats(struct adapter *, struct port_info *); 491static void cxgbe_tick(void *); 492static void cxgbe_vlan_config(void *, struct ifnet *, uint16_t); 493static void cxgbe_sysctls(struct port_info *); 494static int sysctl_int_array(SYSCTL_HANDLER_ARGS); 495static int sysctl_bitfield(SYSCTL_HANDLER_ARGS); 496static int sysctl_btphy(SYSCTL_HANDLER_ARGS); 497static int sysctl_noflowq(SYSCTL_HANDLER_ARGS); 498static int sysctl_holdoff_tmr_idx(SYSCTL_HANDLER_ARGS); 499static int sysctl_holdoff_pktc_idx(SYSCTL_HANDLER_ARGS); 500static int sysctl_qsize_rxq(SYSCTL_HANDLER_ARGS); 501static int sysctl_qsize_txq(SYSCTL_HANDLER_ARGS); 502static int sysctl_pause_settings(SYSCTL_HANDLER_ARGS); 503static int sysctl_fec(SYSCTL_HANDLER_ARGS); 504static int sysctl_autoneg(SYSCTL_HANDLER_ARGS); 505static int sysctl_handle_t4_reg64(SYSCTL_HANDLER_ARGS); 506static int sysctl_temperature(SYSCTL_HANDLER_ARGS); 507#ifdef SBUF_DRAIN 508static int sysctl_cctrl(SYSCTL_HANDLER_ARGS); 509static int sysctl_cim_ibq_obq(SYSCTL_HANDLER_ARGS); 510static int sysctl_cim_la(SYSCTL_HANDLER_ARGS); 511static int sysctl_cim_la_t6(SYSCTL_HANDLER_ARGS); 512static int sysctl_cim_ma_la(SYSCTL_HANDLER_ARGS); 513static int sysctl_cim_pif_la(SYSCTL_HANDLER_ARGS); 514static int sysctl_cim_qcfg(SYSCTL_HANDLER_ARGS); 515static int sysctl_cpl_stats(SYSCTL_HANDLER_ARGS); 516static int sysctl_ddp_stats(SYSCTL_HANDLER_ARGS); 517static int sysctl_devlog(SYSCTL_HANDLER_ARGS); 518static int sysctl_fcoe_stats(SYSCTL_HANDLER_ARGS); 519static int sysctl_hw_sched(SYSCTL_HANDLER_ARGS); 520static int sysctl_lb_stats(SYSCTL_HANDLER_ARGS); 521static int sysctl_linkdnrc(SYSCTL_HANDLER_ARGS); 522static int sysctl_meminfo(SYSCTL_HANDLER_ARGS); 523static int sysctl_mps_tcam(SYSCTL_HANDLER_ARGS); 524static int sysctl_mps_tcam_t6(SYSCTL_HANDLER_ARGS); 525static int sysctl_path_mtus(SYSCTL_HANDLER_ARGS); 526static int sysctl_pm_stats(SYSCTL_HANDLER_ARGS); 527static int sysctl_rdma_stats(SYSCTL_HANDLER_ARGS); 528static int sysctl_tcp_stats(SYSCTL_HANDLER_ARGS); 529static int sysctl_tids(SYSCTL_HANDLER_ARGS); 530static int sysctl_tp_err_stats(SYSCTL_HANDLER_ARGS); 531static int sysctl_tp_la_mask(SYSCTL_HANDLER_ARGS); 532static int sysctl_tp_la(SYSCTL_HANDLER_ARGS); 533static int sysctl_tx_rate(SYSCTL_HANDLER_ARGS); 534static int sysctl_ulprx_la(SYSCTL_HANDLER_ARGS); 535static int sysctl_wcwr_stats(SYSCTL_HANDLER_ARGS); 536static int sysctl_tc_params(SYSCTL_HANDLER_ARGS); 537#endif 538#ifdef TCP_OFFLOAD 539static int sysctl_tp_tick(SYSCTL_HANDLER_ARGS); 540static int sysctl_tp_dack_timer(SYSCTL_HANDLER_ARGS); 541static int sysctl_tp_timer(SYSCTL_HANDLER_ARGS); 542#endif 543static uint32_t fconf_iconf_to_mode(uint32_t, uint32_t); 544static uint32_t mode_to_fconf(uint32_t); 545static uint32_t mode_to_iconf(uint32_t); 546static int check_fspec_against_fconf_iconf(struct adapter *, 547 struct t4_filter_specification *); 548static int get_filter_mode(struct adapter *, uint32_t *); 549static int set_filter_mode(struct adapter *, uint32_t); 550static inline uint64_t get_filter_hits(struct adapter *, uint32_t); 551static int get_filter(struct adapter *, struct t4_filter *); 552static int set_filter(struct adapter *, struct t4_filter *); 553static int del_filter(struct adapter *, struct t4_filter *); 554static void clear_filter(struct filter_entry *); 555static int set_filter_wr(struct adapter *, int); 556static int del_filter_wr(struct adapter *, int); 557static int set_tcb_rpl(struct sge_iq *, const struct rss_header *, 558 struct mbuf *); 559static int get_sge_context(struct adapter *, struct t4_sge_context *); 560static int load_fw(struct adapter *, struct t4_data *); 561static int load_cfg(struct adapter *, struct t4_data *); 562static int read_card_mem(struct adapter *, int, struct t4_mem_range *); 563static int read_i2c(struct adapter *, struct t4_i2c_data *); 564#ifdef TCP_OFFLOAD 565static int toe_capability(struct vi_info *, int); 566#endif 567static int mod_event(module_t, int, void *); 568 569struct { 570 uint16_t device; 571 char *desc; 572} t4_pciids[] = { 573 {0xa000, "Chelsio Terminator 4 FPGA"}, 574 {0x4400, "Chelsio T440-dbg"}, 575 {0x4401, "Chelsio T420-CR"}, 576 {0x4402, "Chelsio T422-CR"}, 577 {0x4403, "Chelsio T440-CR"}, 578 {0x4404, "Chelsio T420-BCH"}, 579 {0x4405, "Chelsio T440-BCH"}, 580 {0x4406, "Chelsio T440-CH"}, 581 {0x4407, "Chelsio T420-SO"}, 582 {0x4408, "Chelsio T420-CX"}, 583 {0x4409, "Chelsio T420-BT"}, 584 {0x440a, "Chelsio T404-BT"}, 585 {0x440e, "Chelsio T440-LP-CR"}, 586}, t5_pciids[] = { 587 {0xb000, "Chelsio Terminator 5 FPGA"}, 588 {0x5400, "Chelsio T580-dbg"}, 589 {0x5401, "Chelsio T520-CR"}, /* 2 x 10G */ 590 {0x5402, "Chelsio T522-CR"}, /* 2 x 10G, 2 X 1G */ 591 {0x5403, "Chelsio T540-CR"}, /* 4 x 10G */ 592 {0x5407, "Chelsio T520-SO"}, /* 2 x 10G, nomem */ 593 {0x5409, "Chelsio T520-BT"}, /* 2 x 10GBaseT */ 594 {0x540a, "Chelsio T504-BT"}, /* 4 x 1G */ 595 {0x540d, "Chelsio T580-CR"}, /* 2 x 40G */ 596 {0x540e, "Chelsio T540-LP-CR"}, /* 4 x 10G */ 597 {0x5410, "Chelsio T580-LP-CR"}, /* 2 x 40G */ 598 {0x5411, "Chelsio T520-LL-CR"}, /* 2 x 10G */ 599 {0x5412, "Chelsio T560-CR"}, /* 1 x 40G, 2 x 10G */ 600 {0x5414, "Chelsio T580-LP-SO-CR"}, /* 2 x 40G, nomem */ 601 {0x5415, "Chelsio T502-BT"}, /* 2 x 1G */ 602#ifdef notyet 603 {0x5404, "Chelsio T520-BCH"}, 604 {0x5405, "Chelsio T540-BCH"}, 605 {0x5406, "Chelsio T540-CH"}, 606 {0x5408, "Chelsio T520-CX"}, 607 {0x540b, "Chelsio B520-SR"}, 608 {0x540c, "Chelsio B504-BT"}, 609 {0x540f, "Chelsio Amsterdam"}, 610 {0x5413, "Chelsio T580-CHR"}, 611#endif 612}, t6_pciids[] = { 613 {0xc006, "Chelsio Terminator 6 FPGA"}, /* T6 PE10K6 FPGA (PF0) */ 614 {0x6400, "Chelsio T6-DBG-25"}, /* 2 x 10/25G, debug */ 615 {0x6401, "Chelsio T6225-CR"}, /* 2 x 10/25G */ 616 {0x6402, "Chelsio T6225-SO-CR"}, /* 2 x 10/25G, nomem */ 617 {0x6403, "Chelsio T6425-CR"}, /* 4 x 10/25G */ 618 {0x6404, "Chelsio T6425-SO-CR"}, /* 4 x 10/25G, nomem */ 619 {0x6405, "Chelsio T6225-OCP-SO"}, /* 2 x 10/25G, nomem */ 620 {0x6406, "Chelsio T62100-OCP-SO"}, /* 2 x 40/50/100G, nomem */ 621 {0x6407, "Chelsio T62100-LP-CR"}, /* 2 x 40/50/100G */ 622 {0x6408, "Chelsio T62100-SO-CR"}, /* 2 x 40/50/100G, nomem */ 623 {0x6409, "Chelsio T6210-BT"}, /* 2 x 10GBASE-T */ 624 {0x640d, "Chelsio T62100-CR"}, /* 2 x 40/50/100G */ 625 {0x6410, "Chelsio T6-DBG-100"}, /* 2 x 40/50/100G, debug */ 626 {0x6411, "Chelsio T6225-LL-CR"}, /* 2 x 10/25G */ 627 {0x6414, "Chelsio T61100-OCP-SO"}, /* 1 x 40/50/100G, nomem */ 628 {0x6415, "Chelsio T6201-BT"}, /* 2 x 1000BASE-T */ 629 630 /* Custom */ 631 {0x6480, "Chelsio T6225 80"}, 632 {0x6481, "Chelsio T62100 81"}, 633}; 634 635#ifdef TCP_OFFLOAD 636/* 637 * service_iq() has an iq and needs the fl. Offset of fl from the iq should be 638 * exactly the same for both rxq and ofld_rxq. 639 */ 640CTASSERT(offsetof(struct sge_ofld_rxq, iq) == offsetof(struct sge_rxq, iq)); 641CTASSERT(offsetof(struct sge_ofld_rxq, fl) == offsetof(struct sge_rxq, fl)); 642#endif 643CTASSERT(sizeof(struct cluster_metadata) <= CL_METADATA_SIZE); 644 645static int 646t4_probe(device_t dev) 647{ 648 int i; 649 uint16_t v = pci_get_vendor(dev); 650 uint16_t d = pci_get_device(dev); 651 uint8_t f = pci_get_function(dev); 652 653 if (v != PCI_VENDOR_ID_CHELSIO) 654 return (ENXIO); 655 656 /* Attach only to PF0 of the FPGA */ 657 if (d == 0xa000 && f != 0) 658 return (ENXIO); 659 660 for (i = 0; i < nitems(t4_pciids); i++) { 661 if (d == t4_pciids[i].device) { 662 device_set_desc(dev, t4_pciids[i].desc); 663 return (BUS_PROBE_DEFAULT); 664 } 665 } 666 667 return (ENXIO); 668} 669 670static int 671t5_probe(device_t dev) 672{ 673 int i; 674 uint16_t v = pci_get_vendor(dev); 675 uint16_t d = pci_get_device(dev); 676 uint8_t f = pci_get_function(dev); 677 678 if (v != PCI_VENDOR_ID_CHELSIO) 679 return (ENXIO); 680 681 /* Attach only to PF0 of the FPGA */ 682 if (d == 0xb000 && f != 0) 683 return (ENXIO); 684 685 for (i = 0; i < nitems(t5_pciids); i++) { 686 if (d == t5_pciids[i].device) { 687 device_set_desc(dev, t5_pciids[i].desc); 688 return (BUS_PROBE_DEFAULT); 689 } 690 } 691 692 return (ENXIO); 693} 694 695static int 696t6_probe(device_t dev) 697{ 698 int i; 699 uint16_t v = pci_get_vendor(dev); 700 uint16_t d = pci_get_device(dev); 701 702 if (v != PCI_VENDOR_ID_CHELSIO) 703 return (ENXIO); 704 705 for (i = 0; i < nitems(t6_pciids); i++) { 706 if (d == t6_pciids[i].device) { 707 device_set_desc(dev, t6_pciids[i].desc); 708 return (BUS_PROBE_DEFAULT); 709 } 710 } 711 712 return (ENXIO); 713} 714 715static void 716t5_attribute_workaround(device_t dev) 717{ 718 device_t root_port; 719 uint32_t v; 720 721 /* 722 * The T5 chips do not properly echo the No Snoop and Relaxed 723 * Ordering attributes when replying to a TLP from a Root 724 * Port. As a workaround, find the parent Root Port and 725 * disable No Snoop and Relaxed Ordering. Note that this 726 * affects all devices under this root port. 727 */ 728 root_port = pci_find_pcie_root_port(dev); 729 if (root_port == NULL) { 730 device_printf(dev, "Unable to find parent root port\n"); 731 return; 732 } 733 734 v = pcie_adjust_config(root_port, PCIER_DEVICE_CTL, 735 PCIEM_CTL_RELAXED_ORD_ENABLE | PCIEM_CTL_NOSNOOP_ENABLE, 0, 2); 736 if ((v & (PCIEM_CTL_RELAXED_ORD_ENABLE | PCIEM_CTL_NOSNOOP_ENABLE)) != 737 0) 738 device_printf(dev, "Disabled No Snoop/Relaxed Ordering on %s\n", 739 device_get_nameunit(root_port)); 740} 741 742static const struct devnames devnames[] = { 743 { 744 .nexus_name = "t4nex", 745 .ifnet_name = "cxgbe", 746 .vi_ifnet_name = "vcxgbe", 747 .pf03_drv_name = "t4iov", 748 .vf_nexus_name = "t4vf", 749 .vf_ifnet_name = "cxgbev" 750 }, { 751 .nexus_name = "t5nex", 752 .ifnet_name = "cxl", 753 .vi_ifnet_name = "vcxl", 754 .pf03_drv_name = "t5iov", 755 .vf_nexus_name = "t5vf", 756 .vf_ifnet_name = "cxlv" 757 }, { 758 .nexus_name = "t6nex", 759 .ifnet_name = "cc", 760 .vi_ifnet_name = "vcc", 761 .pf03_drv_name = "t6iov", 762 .vf_nexus_name = "t6vf", 763 .vf_ifnet_name = "ccv" 764 } 765}; 766 767void 768t4_init_devnames(struct adapter *sc) 769{ 770 int id; 771 772 id = chip_id(sc); 773 if (id >= CHELSIO_T4 && id - CHELSIO_T4 < nitems(devnames)) 774 sc->names = &devnames[id - CHELSIO_T4]; 775 else { 776 device_printf(sc->dev, "chip id %d is not supported.\n", id); 777 sc->names = NULL; 778 } 779} 780 781static int 782t4_attach(device_t dev) 783{ 784 struct adapter *sc; 785 int rc = 0, i, j, n10g, n1g, rqidx, tqidx; 786 struct make_dev_args mda; 787 struct intrs_and_queues iaq; 788 struct sge *s; 789 uint8_t *buf; 790#ifdef TCP_OFFLOAD 791 int ofld_rqidx, ofld_tqidx; 792#endif 793#ifdef DEV_NETMAP 794 int nm_rqidx, nm_tqidx; 795#endif 796 int num_vis; 797 798 sc = device_get_softc(dev); 799 sc->dev = dev; 800 TUNABLE_INT_FETCH("hw.cxgbe.dflags", &sc->debug_flags); 801 802 if ((pci_get_device(dev) & 0xff00) == 0x5400) 803 t5_attribute_workaround(dev); 804 pci_enable_busmaster(dev); 805 if (pci_find_cap(dev, PCIY_EXPRESS, &i) == 0) { 806 uint32_t v; 807 808 pci_set_max_read_req(dev, 4096); 809 v = pci_read_config(dev, i + PCIER_DEVICE_CTL, 2); 810 v |= PCIEM_CTL_RELAXED_ORD_ENABLE; 811 pci_write_config(dev, i + PCIER_DEVICE_CTL, v, 2); 812 813 sc->params.pci.mps = 128 << ((v & PCIEM_CTL_MAX_PAYLOAD) >> 5); 814 } 815 816 sc->sge_gts_reg = MYPF_REG(A_SGE_PF_GTS); 817 sc->sge_kdoorbell_reg = MYPF_REG(A_SGE_PF_KDOORBELL); 818 sc->traceq = -1; 819 mtx_init(&sc->ifp_lock, sc->ifp_lockname, 0, MTX_DEF); 820 snprintf(sc->ifp_lockname, sizeof(sc->ifp_lockname), "%s tracer", 821 device_get_nameunit(dev)); 822 823 snprintf(sc->lockname, sizeof(sc->lockname), "%s", 824 device_get_nameunit(dev)); 825 mtx_init(&sc->sc_lock, sc->lockname, 0, MTX_DEF); 826 t4_add_adapter(sc); 827 828 mtx_init(&sc->sfl_lock, "starving freelists", 0, MTX_DEF); 829 TAILQ_INIT(&sc->sfl); 830 callout_init_mtx(&sc->sfl_callout, &sc->sfl_lock, 0); 831 832 mtx_init(&sc->reg_lock, "indirect register access", 0, MTX_DEF); 833 834 rc = t4_map_bars_0_and_4(sc); 835 if (rc != 0) 836 goto done; /* error message displayed already */ 837 838 memset(sc->chan_map, 0xff, sizeof(sc->chan_map)); 839 840 /* Prepare the adapter for operation. */ 841 buf = malloc(PAGE_SIZE, M_CXGBE, M_ZERO | M_WAITOK); 842 rc = -t4_prep_adapter(sc, buf); 843 free(buf, M_CXGBE); 844 if (rc != 0) { 845 device_printf(dev, "failed to prepare adapter: %d.\n", rc); 846 goto done; 847 } 848 849 /* 850 * This is the real PF# to which we're attaching. Works from within PCI 851 * passthrough environments too, where pci_get_function() could return a 852 * different PF# depending on the passthrough configuration. We need to 853 * use the real PF# in all our communication with the firmware. 854 */ 855 j = t4_read_reg(sc, A_PL_WHOAMI); 856 sc->pf = chip_id(sc) <= CHELSIO_T5 ? G_SOURCEPF(j) : G_T6_SOURCEPF(j); 857 sc->mbox = sc->pf; 858 859 t4_init_devnames(sc); 860 if (sc->names == NULL) { 861 rc = ENOTSUP; 862 goto done; /* error message displayed already */ 863 } 864 865 /* 866 * Do this really early, with the memory windows set up even before the 867 * character device. The userland tool's register i/o and mem read 868 * will work even in "recovery mode". 869 */ 870 setup_memwin(sc); 871 if (t4_init_devlog_params(sc, 0) == 0) 872 fixup_devlog_params(sc); 873 make_dev_args_init(&mda); 874 mda.mda_devsw = &t4_cdevsw; 875 mda.mda_uid = UID_ROOT; 876 mda.mda_gid = GID_WHEEL; 877 mda.mda_mode = 0600; 878 mda.mda_si_drv1 = sc; 879 rc = make_dev_s(&mda, &sc->cdev, "%s", device_get_nameunit(dev)); 880 if (rc != 0) 881 device_printf(dev, "failed to create nexus char device: %d.\n", 882 rc); 883 884 /* Go no further if recovery mode has been requested. */ 885 if (TUNABLE_INT_FETCH("hw.cxgbe.sos", &i) && i != 0) { 886 device_printf(dev, "recovery mode.\n"); 887 goto done; 888 } 889 890#if defined(__i386__) 891 if ((cpu_feature & CPUID_CX8) == 0) { 892 device_printf(dev, "64 bit atomics not available.\n"); 893 rc = ENOTSUP; 894 goto done; 895 } 896#endif 897 898 /* Prepare the firmware for operation */ 899 rc = prep_firmware(sc); 900 if (rc != 0) 901 goto done; /* error message displayed already */ 902 903 rc = get_params__post_init(sc); 904 if (rc != 0) 905 goto done; /* error message displayed already */ 906 907 rc = set_params__post_init(sc); 908 if (rc != 0) 909 goto done; /* error message displayed already */ 910 911 rc = t4_map_bar_2(sc); 912 if (rc != 0) 913 goto done; /* error message displayed already */ 914 915 rc = t4_create_dma_tag(sc); 916 if (rc != 0) 917 goto done; /* error message displayed already */ 918 919 /* 920 * Number of VIs to create per-port. The first VI is the "main" regular 921 * VI for the port. The rest are additional virtual interfaces on the 922 * same physical port. Note that the main VI does not have native 923 * netmap support but the extra VIs do. 924 * 925 * Limit the number of VIs per port to the number of available 926 * MAC addresses per port. 927 */ 928 if (t4_num_vis >= 1) 929 num_vis = t4_num_vis; 930 else 931 num_vis = 1; 932 if (num_vis > nitems(vi_mac_funcs)) { 933 num_vis = nitems(vi_mac_funcs); 934 device_printf(dev, "Number of VIs limited to %d\n", num_vis); 935 } 936 937 /* 938 * First pass over all the ports - allocate VIs and initialize some 939 * basic parameters like mac address, port type, etc. We also figure 940 * out whether a port is 10G or 1G and use that information when 941 * calculating how many interrupts to attempt to allocate. 942 */ 943 n10g = n1g = 0; 944 for_each_port(sc, i) { 945 struct port_info *pi; 946 struct link_config *lc; 947 948 pi = malloc(sizeof(*pi), M_CXGBE, M_ZERO | M_WAITOK); 949 sc->port[i] = pi; 950 951 /* These must be set before t4_port_init */ 952 pi->adapter = sc; 953 pi->port_id = i; 954 /* 955 * XXX: vi[0] is special so we can't delay this allocation until 956 * pi->nvi's final value is known. 957 */ 958 pi->vi = malloc(sizeof(struct vi_info) * num_vis, M_CXGBE, 959 M_ZERO | M_WAITOK); 960 961 /* 962 * Allocate the "main" VI and initialize parameters 963 * like mac addr. 964 */ 965 rc = -t4_port_init(sc, sc->mbox, sc->pf, 0, i); 966 if (rc != 0) { 967 device_printf(dev, "unable to initialize port %d: %d\n", 968 i, rc); 969 free(pi->vi, M_CXGBE); 970 free(pi, M_CXGBE); 971 sc->port[i] = NULL; 972 goto done; 973 } 974 975 lc = &pi->link_cfg; 976 lc->requested_fc &= ~(PAUSE_TX | PAUSE_RX); 977 lc->requested_fc |= t4_pause_settings; 978 if (t4_fec != -1) { 979 lc->requested_fec = t4_fec & 980 G_FW_PORT_CAP_FEC(lc->supported); 981 } 982 if (lc->supported & FW_PORT_CAP_ANEG && t4_autoneg != -1) { 983 lc->autoneg = t4_autoneg ? AUTONEG_ENABLE : 984 AUTONEG_DISABLE; 985 } 986 987 rc = -t4_link_l1cfg(sc, sc->mbox, pi->tx_chan, lc); 988 if (rc != 0) { 989 device_printf(dev, "port %d l1cfg failed: %d\n", i, rc); 990 free(pi->vi, M_CXGBE); 991 free(pi, M_CXGBE); 992 sc->port[i] = NULL; 993 goto done; 994 } 995 996 snprintf(pi->lockname, sizeof(pi->lockname), "%sp%d", 997 device_get_nameunit(dev), i); 998 mtx_init(&pi->pi_lock, pi->lockname, 0, MTX_DEF); 999 sc->chan_map[pi->tx_chan] = i; 1000 1001 pi->tc = malloc(sizeof(struct tx_sched_class) * 1002 sc->chip_params->nsched_cls, M_CXGBE, M_ZERO | M_WAITOK); 1003 1004 if (port_top_speed(pi) >= 10) { 1005 n10g++; 1006 } else { 1007 n1g++; 1008 } 1009 1010 pi->dev = device_add_child(dev, sc->names->ifnet_name, -1); 1011 if (pi->dev == NULL) { 1012 device_printf(dev, 1013 "failed to add device for port %d.\n", i); 1014 rc = ENXIO; 1015 goto done; 1016 } 1017 pi->vi[0].dev = pi->dev; 1018 device_set_softc(pi->dev, pi); 1019 } 1020 1021 /* 1022 * Interrupt type, # of interrupts, # of rx/tx queues, etc. 1023 */ 1024 rc = cfg_itype_and_nqueues(sc, n10g, n1g, num_vis, &iaq); 1025 if (rc != 0) 1026 goto done; /* error message displayed already */ 1027 if (iaq.nrxq_vi + iaq.nofldrxq_vi + iaq.nnmrxq_vi == 0) 1028 num_vis = 1; 1029 1030 sc->intr_type = iaq.intr_type; 1031 sc->intr_count = iaq.nirq; 1032 1033 s = &sc->sge; 1034 s->nrxq = n10g * iaq.nrxq10g + n1g * iaq.nrxq1g; 1035 s->ntxq = n10g * iaq.ntxq10g + n1g * iaq.ntxq1g; 1036 if (num_vis > 1) { 1037 s->nrxq += (n10g + n1g) * (num_vis - 1) * iaq.nrxq_vi; 1038 s->ntxq += (n10g + n1g) * (num_vis - 1) * iaq.ntxq_vi; 1039 } 1040 s->neq = s->ntxq + s->nrxq; /* the free list in an rxq is an eq */ 1041 s->neq += sc->params.nports + 1;/* ctrl queues: 1 per port + 1 mgmt */ 1042 s->niq = s->nrxq + 1; /* 1 extra for firmware event queue */ 1043#ifdef TCP_OFFLOAD 1044 if (is_offload(sc)) { 1045 s->nofldrxq = n10g * iaq.nofldrxq10g + n1g * iaq.nofldrxq1g; 1046 s->nofldtxq = n10g * iaq.nofldtxq10g + n1g * iaq.nofldtxq1g; 1047 if (num_vis > 1) { 1048 s->nofldrxq += (n10g + n1g) * (num_vis - 1) * 1049 iaq.nofldrxq_vi; 1050 s->nofldtxq += (n10g + n1g) * (num_vis - 1) * 1051 iaq.nofldtxq_vi; 1052 } 1053 s->neq += s->nofldtxq + s->nofldrxq; 1054 s->niq += s->nofldrxq; 1055 1056 s->ofld_rxq = malloc(s->nofldrxq * sizeof(struct sge_ofld_rxq), 1057 M_CXGBE, M_ZERO | M_WAITOK); 1058 s->ofld_txq = malloc(s->nofldtxq * sizeof(struct sge_wrq), 1059 M_CXGBE, M_ZERO | M_WAITOK); 1060 } 1061#endif 1062#ifdef DEV_NETMAP 1063 if (num_vis > 1) { 1064 s->nnmrxq = (n10g + n1g) * (num_vis - 1) * iaq.nnmrxq_vi; 1065 s->nnmtxq = (n10g + n1g) * (num_vis - 1) * iaq.nnmtxq_vi; 1066 } 1067 s->neq += s->nnmtxq + s->nnmrxq; 1068 s->niq += s->nnmrxq; 1069 1070 s->nm_rxq = malloc(s->nnmrxq * sizeof(struct sge_nm_rxq), 1071 M_CXGBE, M_ZERO | M_WAITOK); 1072 s->nm_txq = malloc(s->nnmtxq * sizeof(struct sge_nm_txq), 1073 M_CXGBE, M_ZERO | M_WAITOK); 1074#endif 1075 1076 s->ctrlq = malloc(sc->params.nports * sizeof(struct sge_wrq), M_CXGBE, 1077 M_ZERO | M_WAITOK); 1078 s->rxq = malloc(s->nrxq * sizeof(struct sge_rxq), M_CXGBE, 1079 M_ZERO | M_WAITOK); 1080 s->txq = malloc(s->ntxq * sizeof(struct sge_txq), M_CXGBE, 1081 M_ZERO | M_WAITOK); 1082 s->iqmap = malloc(s->niq * sizeof(struct sge_iq *), M_CXGBE, 1083 M_ZERO | M_WAITOK); 1084 s->eqmap = malloc(s->neq * sizeof(struct sge_eq *), M_CXGBE, 1085 M_ZERO | M_WAITOK); 1086 1087 sc->irq = malloc(sc->intr_count * sizeof(struct irq), M_CXGBE, 1088 M_ZERO | M_WAITOK); 1089 1090 t4_init_l2t(sc, M_WAITOK); 1091 1092 /* 1093 * Second pass over the ports. This time we know the number of rx and 1094 * tx queues that each port should get. 1095 */ 1096 rqidx = tqidx = 0; 1097#ifdef TCP_OFFLOAD 1098 ofld_rqidx = ofld_tqidx = 0; 1099#endif 1100#ifdef DEV_NETMAP 1101 nm_rqidx = nm_tqidx = 0; 1102#endif 1103 for_each_port(sc, i) { 1104 struct port_info *pi = sc->port[i]; 1105 struct vi_info *vi; 1106 1107 if (pi == NULL) 1108 continue; 1109 1110 pi->nvi = num_vis; 1111 for_each_vi(pi, j, vi) { 1112 vi->pi = pi; 1113 vi->qsize_rxq = t4_qsize_rxq; 1114 vi->qsize_txq = t4_qsize_txq; 1115 1116 vi->first_rxq = rqidx; 1117 vi->first_txq = tqidx; 1118 if (port_top_speed(pi) >= 10) { 1119 vi->tmr_idx = t4_tmr_idx_10g; 1120 vi->pktc_idx = t4_pktc_idx_10g; 1121 vi->flags |= iaq.intr_flags_10g & INTR_RXQ; 1122 vi->nrxq = j == 0 ? iaq.nrxq10g : iaq.nrxq_vi; 1123 vi->ntxq = j == 0 ? iaq.ntxq10g : iaq.ntxq_vi; 1124 } else { 1125 vi->tmr_idx = t4_tmr_idx_1g; 1126 vi->pktc_idx = t4_pktc_idx_1g; 1127 vi->flags |= iaq.intr_flags_1g & INTR_RXQ; 1128 vi->nrxq = j == 0 ? iaq.nrxq1g : iaq.nrxq_vi; 1129 vi->ntxq = j == 0 ? iaq.ntxq1g : iaq.ntxq_vi; 1130 } 1131 rqidx += vi->nrxq; 1132 tqidx += vi->ntxq; 1133 1134 if (j == 0 && vi->ntxq > 1) 1135 vi->rsrv_noflowq = iaq.rsrv_noflowq ? 1 : 0; 1136 else 1137 vi->rsrv_noflowq = 0; 1138 1139#ifdef TCP_OFFLOAD 1140 vi->first_ofld_rxq = ofld_rqidx; 1141 vi->first_ofld_txq = ofld_tqidx; 1142 if (port_top_speed(pi) >= 10) { 1143 vi->flags |= iaq.intr_flags_10g & INTR_OFLD_RXQ; 1144 vi->nofldrxq = j == 0 ? iaq.nofldrxq10g : 1145 iaq.nofldrxq_vi; 1146 vi->nofldtxq = j == 0 ? iaq.nofldtxq10g : 1147 iaq.nofldtxq_vi; 1148 } else { 1149 vi->flags |= iaq.intr_flags_1g & INTR_OFLD_RXQ; 1150 vi->nofldrxq = j == 0 ? iaq.nofldrxq1g : 1151 iaq.nofldrxq_vi; 1152 vi->nofldtxq = j == 0 ? iaq.nofldtxq1g : 1153 iaq.nofldtxq_vi; 1154 } 1155 ofld_rqidx += vi->nofldrxq; 1156 ofld_tqidx += vi->nofldtxq; 1157#endif 1158#ifdef DEV_NETMAP 1159 if (j > 0) { 1160 vi->first_nm_rxq = nm_rqidx; 1161 vi->first_nm_txq = nm_tqidx; 1162 vi->nnmrxq = iaq.nnmrxq_vi; 1163 vi->nnmtxq = iaq.nnmtxq_vi; 1164 nm_rqidx += vi->nnmrxq; 1165 nm_tqidx += vi->nnmtxq; 1166 } 1167#endif 1168 } 1169 } 1170 1171 rc = t4_setup_intr_handlers(sc); 1172 if (rc != 0) { 1173 device_printf(dev, 1174 "failed to setup interrupt handlers: %d\n", rc); 1175 goto done; 1176 } 1177 1178 rc = bus_generic_attach(dev); 1179 if (rc != 0) { 1180 device_printf(dev, 1181 "failed to attach all child ports: %d\n", rc); 1182 goto done; 1183 } 1184 1185 device_printf(dev, 1186 "PCIe gen%d x%d, %d ports, %d %s interrupt%s, %d eq, %d iq\n", 1187 sc->params.pci.speed, sc->params.pci.width, sc->params.nports, 1188 sc->intr_count, sc->intr_type == INTR_MSIX ? "MSI-X" : 1189 (sc->intr_type == INTR_MSI ? "MSI" : "INTx"), 1190 sc->intr_count > 1 ? "s" : "", sc->sge.neq, sc->sge.niq); 1191 1192 t4_set_desc(sc); 1193 1194done: 1195 if (rc != 0 && sc->cdev) { 1196 /* cdev was created and so cxgbetool works; recover that way. */ 1197 device_printf(dev, 1198 "error during attach, adapter is now in recovery mode.\n"); 1199 rc = 0; 1200 } 1201 1202 if (rc != 0) 1203 t4_detach_common(dev); 1204 else 1205 t4_sysctls(sc); 1206 1207 return (rc); 1208} 1209 1210/* 1211 * Idempotent 1212 */ 1213static int 1214t4_detach(device_t dev) 1215{ 1216 struct adapter *sc; 1217 1218 sc = device_get_softc(dev); 1219 1220 return (t4_detach_common(dev)); 1221} 1222 1223int 1224t4_detach_common(device_t dev) 1225{ 1226 struct adapter *sc; 1227 struct port_info *pi; 1228 int i, rc; 1229 1230 sc = device_get_softc(dev); 1231 1232 if (sc->flags & FULL_INIT_DONE) { 1233 if (!(sc->flags & IS_VF)) 1234 t4_intr_disable(sc); 1235 } 1236 1237 if (sc->cdev) { 1238 destroy_dev(sc->cdev); 1239 sc->cdev = NULL; 1240 } 1241 1242 if (device_is_attached(dev)) { 1243 rc = bus_generic_detach(dev); 1244 if (rc) { 1245 device_printf(dev, 1246 "failed to detach child devices: %d\n", rc); 1247 return (rc); 1248 } 1249 } 1250 1251 for (i = 0; i < sc->intr_count; i++) 1252 t4_free_irq(sc, &sc->irq[i]); 1253 1254 for (i = 0; i < MAX_NPORTS; i++) { 1255 pi = sc->port[i]; 1256 if (pi) { 1257 t4_free_vi(sc, sc->mbox, sc->pf, 0, pi->vi[0].viid); 1258 if (pi->dev) 1259 device_delete_child(dev, pi->dev); 1260 1261 mtx_destroy(&pi->pi_lock); 1262 free(pi->vi, M_CXGBE); 1263 free(pi->tc, M_CXGBE); 1264 free(pi, M_CXGBE); 1265 } 1266 } 1267 1268 if (sc->flags & FULL_INIT_DONE) 1269 adapter_full_uninit(sc); 1270 1271 if ((sc->flags & (IS_VF | FW_OK)) == FW_OK) 1272 t4_fw_bye(sc, sc->mbox); 1273 1274 if (sc->intr_type == INTR_MSI || sc->intr_type == INTR_MSIX) 1275 pci_release_msi(dev); 1276 1277 if (sc->regs_res) 1278 bus_release_resource(dev, SYS_RES_MEMORY, sc->regs_rid, 1279 sc->regs_res); 1280 1281 if (sc->udbs_res) 1282 bus_release_resource(dev, SYS_RES_MEMORY, sc->udbs_rid, 1283 sc->udbs_res); 1284 1285 if (sc->msix_res) 1286 bus_release_resource(dev, SYS_RES_MEMORY, sc->msix_rid, 1287 sc->msix_res); 1288 1289 if (sc->l2t) 1290 t4_free_l2t(sc->l2t); 1291 1292#ifdef TCP_OFFLOAD 1293 free(sc->sge.ofld_rxq, M_CXGBE); 1294 free(sc->sge.ofld_txq, M_CXGBE); 1295#endif 1296#ifdef DEV_NETMAP 1297 free(sc->sge.nm_rxq, M_CXGBE); 1298 free(sc->sge.nm_txq, M_CXGBE); 1299#endif 1300 free(sc->irq, M_CXGBE); 1301 free(sc->sge.rxq, M_CXGBE); 1302 free(sc->sge.txq, M_CXGBE); 1303 free(sc->sge.ctrlq, M_CXGBE); 1304 free(sc->sge.iqmap, M_CXGBE); 1305 free(sc->sge.eqmap, M_CXGBE); 1306 free(sc->tids.ftid_tab, M_CXGBE); 1307 t4_destroy_dma_tag(sc); 1308 if (mtx_initialized(&sc->sc_lock)) { 1309 sx_xlock(&t4_list_lock); 1310 SLIST_REMOVE(&t4_list, sc, adapter, link); 1311 sx_xunlock(&t4_list_lock); 1312 mtx_destroy(&sc->sc_lock); 1313 } 1314 1315 callout_drain(&sc->sfl_callout); 1316 if (mtx_initialized(&sc->tids.ftid_lock)) 1317 mtx_destroy(&sc->tids.ftid_lock); 1318 if (mtx_initialized(&sc->sfl_lock)) 1319 mtx_destroy(&sc->sfl_lock); 1320 if (mtx_initialized(&sc->ifp_lock)) 1321 mtx_destroy(&sc->ifp_lock); 1322 if (mtx_initialized(&sc->reg_lock)) 1323 mtx_destroy(&sc->reg_lock); 1324 1325 for (i = 0; i < NUM_MEMWIN; i++) { 1326 struct memwin *mw = &sc->memwin[i]; 1327 1328 if (rw_initialized(&mw->mw_lock)) 1329 rw_destroy(&mw->mw_lock); 1330 } 1331 1332 bzero(sc, sizeof(*sc)); 1333 1334 return (0); 1335} 1336 1337static int 1338cxgbe_probe(device_t dev) 1339{ 1340 char buf[128]; 1341 struct port_info *pi = device_get_softc(dev); 1342 1343 snprintf(buf, sizeof(buf), "port %d", pi->port_id); 1344 device_set_desc_copy(dev, buf); 1345 1346 return (BUS_PROBE_DEFAULT); 1347} 1348 1349#define T4_CAP (IFCAP_VLAN_HWTAGGING | IFCAP_VLAN_MTU | IFCAP_HWCSUM | \ 1350 IFCAP_VLAN_HWCSUM | IFCAP_TSO | IFCAP_JUMBO_MTU | IFCAP_LRO | \ 1351 IFCAP_VLAN_HWTSO | IFCAP_LINKSTATE | IFCAP_HWCSUM_IPV6 | IFCAP_HWSTATS) 1352#define T4_CAP_ENABLE (T4_CAP) 1353 1354static int 1355cxgbe_vi_attach(device_t dev, struct vi_info *vi) 1356{ 1357 struct ifnet *ifp; 1358 struct sbuf *sb; 1359 1360 vi->xact_addr_filt = -1; 1361 callout_init(&vi->tick, 1); 1362 1363 /* Allocate an ifnet and set it up */ 1364 ifp = if_alloc(IFT_ETHER); 1365 if (ifp == NULL) { 1366 device_printf(dev, "Cannot allocate ifnet\n"); 1367 return (ENOMEM); 1368 } 1369 vi->ifp = ifp; 1370 ifp->if_softc = vi; 1371 1372 if_initname(ifp, device_get_name(dev), device_get_unit(dev)); 1373 ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST; 1374 1375 ifp->if_init = cxgbe_init; 1376 ifp->if_ioctl = cxgbe_ioctl; 1377 ifp->if_transmit = cxgbe_transmit; 1378 ifp->if_qflush = cxgbe_qflush; 1379 1380 ifp->if_capabilities = T4_CAP; 1381#ifdef TCP_OFFLOAD 1382 if (vi->nofldrxq != 0) 1383 ifp->if_capabilities |= IFCAP_TOE; 1384#endif 1385#ifdef DEV_NETMAP 1386 if (vi->nnmrxq != 0) 1387 ifp->if_capabilities |= IFCAP_NETMAP; 1388#endif 1389 ifp->if_capenable = T4_CAP_ENABLE; 1390 ifp->if_hwassist = CSUM_TCP | CSUM_UDP | CSUM_IP | CSUM_TSO | 1391 CSUM_UDP_IPV6 | CSUM_TCP_IPV6; 1392 1393 ifp->if_hw_tsomax = 65536 - (ETHER_HDR_LEN + ETHER_VLAN_ENCAP_LEN); 1394 ifp->if_hw_tsomaxsegcount = TX_SGL_SEGS; 1395 ifp->if_hw_tsomaxsegsize = 65536; 1396 1397 /* Initialize ifmedia for this VI */ 1398 ifmedia_init(&vi->media, IFM_IMASK, cxgbe_media_change, 1399 cxgbe_media_status); 1400 build_medialist(vi->pi, &vi->media); 1401 1402 vi->vlan_c = EVENTHANDLER_REGISTER(vlan_config, cxgbe_vlan_config, ifp, 1403 EVENTHANDLER_PRI_ANY); 1404 1405 ether_ifattach(ifp, vi->hw_addr); 1406#ifdef DEV_NETMAP 1407 if (ifp->if_capabilities & IFCAP_NETMAP) 1408 cxgbe_nm_attach(vi); 1409#endif 1410 sb = sbuf_new_auto(); 1411 sbuf_printf(sb, "%d txq, %d rxq (NIC)", vi->ntxq, vi->nrxq); 1412#ifdef TCP_OFFLOAD 1413 if (ifp->if_capabilities & IFCAP_TOE) 1414 sbuf_printf(sb, "; %d txq, %d rxq (TOE)", 1415 vi->nofldtxq, vi->nofldrxq); 1416#endif 1417#ifdef DEV_NETMAP 1418 if (ifp->if_capabilities & IFCAP_NETMAP) 1419 sbuf_printf(sb, "; %d txq, %d rxq (netmap)", 1420 vi->nnmtxq, vi->nnmrxq); 1421#endif 1422 sbuf_finish(sb); 1423 device_printf(dev, "%s\n", sbuf_data(sb)); 1424 sbuf_delete(sb); 1425 1426 vi_sysctls(vi); 1427 1428 return (0); 1429} 1430 1431static int 1432cxgbe_attach(device_t dev) 1433{ 1434 struct port_info *pi = device_get_softc(dev); 1435 struct adapter *sc = pi->adapter; 1436 struct vi_info *vi; 1437 int i, rc; 1438 1439 callout_init_mtx(&pi->tick, &pi->pi_lock, 0); 1440 1441 rc = cxgbe_vi_attach(dev, &pi->vi[0]); 1442 if (rc) 1443 return (rc); 1444 1445 for_each_vi(pi, i, vi) { 1446 if (i == 0) 1447 continue; 1448 vi->dev = device_add_child(dev, sc->names->vi_ifnet_name, -1); 1449 if (vi->dev == NULL) { 1450 device_printf(dev, "failed to add VI %d\n", i); 1451 continue; 1452 } 1453 device_set_softc(vi->dev, vi); 1454 } 1455 1456 cxgbe_sysctls(pi); 1457 1458 bus_generic_attach(dev); 1459 1460 return (0); 1461} 1462 1463static void 1464cxgbe_vi_detach(struct vi_info *vi) 1465{ 1466 struct ifnet *ifp = vi->ifp; 1467 1468 ether_ifdetach(ifp); 1469 1470 if (vi->vlan_c) 1471 EVENTHANDLER_DEREGISTER(vlan_config, vi->vlan_c); 1472 1473 /* Let detach proceed even if these fail. */ 1474#ifdef DEV_NETMAP 1475 if (ifp->if_capabilities & IFCAP_NETMAP) 1476 cxgbe_nm_detach(vi); 1477#endif 1478 cxgbe_uninit_synchronized(vi); 1479 callout_drain(&vi->tick); 1480 vi_full_uninit(vi); 1481 1482 ifmedia_removeall(&vi->media); 1483 if_free(vi->ifp); 1484 vi->ifp = NULL; 1485} 1486 1487static int 1488cxgbe_detach(device_t dev) 1489{ 1490 struct port_info *pi = device_get_softc(dev); 1491 struct adapter *sc = pi->adapter; 1492 int rc; 1493 1494 /* Detach the extra VIs first. */ 1495 rc = bus_generic_detach(dev); 1496 if (rc) 1497 return (rc); 1498 device_delete_children(dev); 1499 1500 doom_vi(sc, &pi->vi[0]); 1501 1502 if (pi->flags & HAS_TRACEQ) { 1503 sc->traceq = -1; /* cloner should not create ifnet */ 1504 t4_tracer_port_detach(sc); 1505 } 1506 1507 cxgbe_vi_detach(&pi->vi[0]); 1508 callout_drain(&pi->tick); 1509 1510 end_synchronized_op(sc, 0); 1511 1512 return (0); 1513} 1514 1515static void 1516cxgbe_init(void *arg) 1517{ 1518 struct vi_info *vi = arg; 1519 struct adapter *sc = vi->pi->adapter; 1520 1521 if (begin_synchronized_op(sc, vi, SLEEP_OK | INTR_OK, "t4init") != 0) 1522 return; 1523 cxgbe_init_synchronized(vi); 1524 end_synchronized_op(sc, 0); 1525} 1526 1527static int 1528cxgbe_ioctl(struct ifnet *ifp, unsigned long cmd, caddr_t data) 1529{ 1530 int rc = 0, mtu, flags, can_sleep; 1531 struct vi_info *vi = ifp->if_softc; 1532 struct adapter *sc = vi->pi->adapter; 1533 struct ifreq *ifr = (struct ifreq *)data; 1534 uint32_t mask; 1535 1536 switch (cmd) { 1537 case SIOCSIFMTU: 1538 mtu = ifr->ifr_mtu; 1539 if (mtu < ETHERMIN || mtu > MAX_MTU) 1540 return (EINVAL); 1541 1542 rc = begin_synchronized_op(sc, vi, SLEEP_OK | INTR_OK, "t4mtu"); 1543 if (rc) 1544 return (rc); 1545 ifp->if_mtu = mtu; 1546 if (vi->flags & VI_INIT_DONE) { 1547 t4_update_fl_bufsize(ifp); 1548 if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1549 rc = update_mac_settings(ifp, XGMAC_MTU); 1550 } 1551 end_synchronized_op(sc, 0); 1552 break; 1553 1554 case SIOCSIFFLAGS: 1555 can_sleep = 0; 1556redo_sifflags: 1557 rc = begin_synchronized_op(sc, vi, 1558 can_sleep ? (SLEEP_OK | INTR_OK) : HOLD_LOCK, "t4flg"); 1559 if (rc) 1560 return (rc); 1561 1562 if (ifp->if_flags & IFF_UP) { 1563 if (ifp->if_drv_flags & IFF_DRV_RUNNING) { 1564 flags = vi->if_flags; 1565 if ((ifp->if_flags ^ flags) & 1566 (IFF_PROMISC | IFF_ALLMULTI)) { 1567 if (can_sleep == 1) { 1568 end_synchronized_op(sc, 0); 1569 can_sleep = 0; 1570 goto redo_sifflags; 1571 } 1572 rc = update_mac_settings(ifp, 1573 XGMAC_PROMISC | XGMAC_ALLMULTI); 1574 } 1575 } else { 1576 if (can_sleep == 0) { 1577 end_synchronized_op(sc, LOCK_HELD); 1578 can_sleep = 1; 1579 goto redo_sifflags; 1580 } 1581 rc = cxgbe_init_synchronized(vi); 1582 } 1583 vi->if_flags = ifp->if_flags; 1584 } else if (ifp->if_drv_flags & IFF_DRV_RUNNING) { 1585 if (can_sleep == 0) { 1586 end_synchronized_op(sc, LOCK_HELD); 1587 can_sleep = 1; 1588 goto redo_sifflags; 1589 } 1590 rc = cxgbe_uninit_synchronized(vi); 1591 } 1592 end_synchronized_op(sc, can_sleep ? 0 : LOCK_HELD); 1593 break; 1594 1595 case SIOCADDMULTI: 1596 case SIOCDELMULTI: /* these two are called with a mutex held :-( */ 1597 rc = begin_synchronized_op(sc, vi, HOLD_LOCK, "t4multi"); 1598 if (rc) 1599 return (rc); 1600 if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1601 rc = update_mac_settings(ifp, XGMAC_MCADDRS); 1602 end_synchronized_op(sc, LOCK_HELD); 1603 break; 1604 1605 case SIOCSIFCAP: 1606 rc = begin_synchronized_op(sc, vi, SLEEP_OK | INTR_OK, "t4cap"); 1607 if (rc) 1608 return (rc); 1609 1610 mask = ifr->ifr_reqcap ^ ifp->if_capenable; 1611 if (mask & IFCAP_TXCSUM) { 1612 ifp->if_capenable ^= IFCAP_TXCSUM; 1613 ifp->if_hwassist ^= (CSUM_TCP | CSUM_UDP | CSUM_IP); 1614 1615 if (IFCAP_TSO4 & ifp->if_capenable && 1616 !(IFCAP_TXCSUM & ifp->if_capenable)) { 1617 ifp->if_capenable &= ~IFCAP_TSO4; 1618 if_printf(ifp, 1619 "tso4 disabled due to -txcsum.\n"); 1620 } 1621 } 1622 if (mask & IFCAP_TXCSUM_IPV6) { 1623 ifp->if_capenable ^= IFCAP_TXCSUM_IPV6; 1624 ifp->if_hwassist ^= (CSUM_UDP_IPV6 | CSUM_TCP_IPV6); 1625 1626 if (IFCAP_TSO6 & ifp->if_capenable && 1627 !(IFCAP_TXCSUM_IPV6 & ifp->if_capenable)) { 1628 ifp->if_capenable &= ~IFCAP_TSO6; 1629 if_printf(ifp, 1630 "tso6 disabled due to -txcsum6.\n"); 1631 } 1632 } 1633 if (mask & IFCAP_RXCSUM) 1634 ifp->if_capenable ^= IFCAP_RXCSUM; 1635 if (mask & IFCAP_RXCSUM_IPV6) 1636 ifp->if_capenable ^= IFCAP_RXCSUM_IPV6; 1637 1638 /* 1639 * Note that we leave CSUM_TSO alone (it is always set). The 1640 * kernel takes both IFCAP_TSOx and CSUM_TSO into account before 1641 * sending a TSO request our way, so it's sufficient to toggle 1642 * IFCAP_TSOx only. 1643 */ 1644 if (mask & IFCAP_TSO4) { 1645 if (!(IFCAP_TSO4 & ifp->if_capenable) && 1646 !(IFCAP_TXCSUM & ifp->if_capenable)) { 1647 if_printf(ifp, "enable txcsum first.\n"); 1648 rc = EAGAIN; 1649 goto fail; 1650 } 1651 ifp->if_capenable ^= IFCAP_TSO4; 1652 } 1653 if (mask & IFCAP_TSO6) { 1654 if (!(IFCAP_TSO6 & ifp->if_capenable) && 1655 !(IFCAP_TXCSUM_IPV6 & ifp->if_capenable)) { 1656 if_printf(ifp, "enable txcsum6 first.\n"); 1657 rc = EAGAIN; 1658 goto fail; 1659 } 1660 ifp->if_capenable ^= IFCAP_TSO6; 1661 } 1662 if (mask & IFCAP_LRO) { 1663#if defined(INET) || defined(INET6) 1664 int i; 1665 struct sge_rxq *rxq; 1666 1667 ifp->if_capenable ^= IFCAP_LRO; 1668 for_each_rxq(vi, i, rxq) { 1669 if (ifp->if_capenable & IFCAP_LRO) 1670 rxq->iq.flags |= IQ_LRO_ENABLED; 1671 else 1672 rxq->iq.flags &= ~IQ_LRO_ENABLED; 1673 } 1674#endif 1675 } 1676#ifdef TCP_OFFLOAD 1677 if (mask & IFCAP_TOE) { 1678 int enable = (ifp->if_capenable ^ mask) & IFCAP_TOE; 1679 1680 rc = toe_capability(vi, enable); 1681 if (rc != 0) 1682 goto fail; 1683 1684 ifp->if_capenable ^= mask; 1685 } 1686#endif 1687 if (mask & IFCAP_VLAN_HWTAGGING) { 1688 ifp->if_capenable ^= IFCAP_VLAN_HWTAGGING; 1689 if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1690 rc = update_mac_settings(ifp, XGMAC_VLANEX); 1691 } 1692 if (mask & IFCAP_VLAN_MTU) { 1693 ifp->if_capenable ^= IFCAP_VLAN_MTU; 1694 1695 /* Need to find out how to disable auto-mtu-inflation */ 1696 } 1697 if (mask & IFCAP_VLAN_HWTSO) 1698 ifp->if_capenable ^= IFCAP_VLAN_HWTSO; 1699 if (mask & IFCAP_VLAN_HWCSUM) 1700 ifp->if_capenable ^= IFCAP_VLAN_HWCSUM; 1701 1702#ifdef VLAN_CAPABILITIES 1703 VLAN_CAPABILITIES(ifp); 1704#endif 1705fail: 1706 end_synchronized_op(sc, 0); 1707 break; 1708 1709 case SIOCSIFMEDIA: 1710 case SIOCGIFMEDIA: 1711 case SIOCGIFXMEDIA: 1712 ifmedia_ioctl(ifp, ifr, &vi->media, cmd); 1713 break; 1714 1715 case SIOCGI2C: { 1716 struct ifi2creq i2c; 1717 1718 rc = copyin(ifr->ifr_data, &i2c, sizeof(i2c)); 1719 if (rc != 0) 1720 break; 1721 if (i2c.dev_addr != 0xA0 && i2c.dev_addr != 0xA2) { 1722 rc = EPERM; 1723 break; 1724 } 1725 if (i2c.len > sizeof(i2c.data)) { 1726 rc = EINVAL; 1727 break; 1728 } 1729 rc = begin_synchronized_op(sc, vi, SLEEP_OK | INTR_OK, "t4i2c"); 1730 if (rc) 1731 return (rc); 1732 rc = -t4_i2c_rd(sc, sc->mbox, vi->pi->port_id, i2c.dev_addr, 1733 i2c.offset, i2c.len, &i2c.data[0]); 1734 end_synchronized_op(sc, 0); 1735 if (rc == 0) 1736 rc = copyout(&i2c, ifr->ifr_data, sizeof(i2c)); 1737 break; 1738 } 1739 1740 default: 1741 rc = ether_ioctl(ifp, cmd, data); 1742 } 1743 1744 return (rc); 1745} 1746 1747static int 1748cxgbe_transmit(struct ifnet *ifp, struct mbuf *m) 1749{ 1750 struct vi_info *vi = ifp->if_softc; 1751 struct port_info *pi = vi->pi; 1752 struct adapter *sc = pi->adapter; 1753 struct sge_txq *txq; 1754 void *items[1]; 1755 int rc; 1756 1757 M_ASSERTPKTHDR(m); 1758 MPASS(m->m_nextpkt == NULL); /* not quite ready for this yet */ 1759 1760 if (__predict_false(pi->link_cfg.link_ok == 0)) { 1761 m_freem(m); 1762 return (ENETDOWN); 1763 } 1764 1765 rc = parse_pkt(sc, &m); 1766 if (__predict_false(rc != 0)) { 1767 MPASS(m == NULL); /* was freed already */ 1768 atomic_add_int(&pi->tx_parse_error, 1); /* rare, atomic is ok */ 1769 return (rc); 1770 } 1771 1772 /* Select a txq. */ 1773 txq = &sc->sge.txq[vi->first_txq]; 1774 if (M_HASHTYPE_GET(m) != M_HASHTYPE_NONE) 1775 txq += ((m->m_pkthdr.flowid % (vi->ntxq - vi->rsrv_noflowq)) + 1776 vi->rsrv_noflowq); 1777 1778 items[0] = m; 1779 rc = mp_ring_enqueue(txq->r, items, 1, 4096); 1780 if (__predict_false(rc != 0)) 1781 m_freem(m); 1782 1783 return (rc); 1784} 1785 1786static void 1787cxgbe_qflush(struct ifnet *ifp) 1788{ 1789 struct vi_info *vi = ifp->if_softc; 1790 struct sge_txq *txq; 1791 int i; 1792 1793 /* queues do not exist if !VI_INIT_DONE. */ 1794 if (vi->flags & VI_INIT_DONE) { 1795 for_each_txq(vi, i, txq) { 1796 TXQ_LOCK(txq); 1797 txq->eq.flags &= ~EQ_ENABLED; 1798 TXQ_UNLOCK(txq); 1799 while (!mp_ring_is_idle(txq->r)) { 1800 mp_ring_check_drainage(txq->r, 0); 1801 pause("qflush", 1); 1802 } 1803 } 1804 } 1805 if_qflush(ifp); 1806} 1807 1808static int 1809cxgbe_media_change(struct ifnet *ifp) 1810{ 1811 struct vi_info *vi = ifp->if_softc; 1812 1813 device_printf(vi->dev, "%s unimplemented.\n", __func__); 1814 1815 return (EOPNOTSUPP); 1816} 1817 1818static void 1819cxgbe_media_status(struct ifnet *ifp, struct ifmediareq *ifmr) 1820{ 1821 struct vi_info *vi = ifp->if_softc; 1822 struct port_info *pi = vi->pi; 1823 struct ifmedia_entry *cur; 1824 int speed = pi->link_cfg.speed; 1825 1826 cur = vi->media.ifm_cur; 1827 1828 ifmr->ifm_status = IFM_AVALID; 1829 if (!pi->link_cfg.link_ok) 1830 return; 1831 1832 ifmr->ifm_status |= IFM_ACTIVE; 1833 1834 /* active and current will differ iff current media is autoselect. */ 1835 if (IFM_SUBTYPE(cur->ifm_media) != IFM_AUTO) 1836 return; 1837 1838 ifmr->ifm_active = IFM_ETHER | IFM_FDX; 1839 if (speed == 10000) 1840 ifmr->ifm_active |= IFM_10G_T; 1841 else if (speed == 1000) 1842 ifmr->ifm_active |= IFM_1000_T; 1843 else if (speed == 100) 1844 ifmr->ifm_active |= IFM_100_TX; 1845 else if (speed == 10) 1846 ifmr->ifm_active |= IFM_10_T; 1847 else 1848 KASSERT(0, ("%s: link up but speed unknown (%u)", __func__, 1849 speed)); 1850} 1851 1852static int 1853vcxgbe_probe(device_t dev) 1854{ 1855 char buf[128]; 1856 struct vi_info *vi = device_get_softc(dev); 1857 1858 snprintf(buf, sizeof(buf), "port %d vi %td", vi->pi->port_id, 1859 vi - vi->pi->vi); 1860 device_set_desc_copy(dev, buf); 1861 1862 return (BUS_PROBE_DEFAULT); 1863} 1864 1865static int 1866vcxgbe_attach(device_t dev) 1867{ 1868 struct vi_info *vi; 1869 struct port_info *pi; 1870 struct adapter *sc; 1871 int func, index, rc; 1872 u32 param, val; 1873 1874 vi = device_get_softc(dev); 1875 pi = vi->pi; 1876 sc = pi->adapter; 1877 1878 index = vi - pi->vi; 1879 KASSERT(index < nitems(vi_mac_funcs), 1880 ("%s: VI %s doesn't have a MAC func", __func__, 1881 device_get_nameunit(dev))); 1882 func = vi_mac_funcs[index]; 1883 rc = t4_alloc_vi_func(sc, sc->mbox, pi->tx_chan, sc->pf, 0, 1, 1884 vi->hw_addr, &vi->rss_size, func, 0); 1885 if (rc < 0) { 1886 device_printf(dev, "Failed to allocate virtual interface " 1887 "for port %d: %d\n", pi->port_id, -rc); 1888 return (-rc); 1889 } 1890 vi->viid = rc; 1891 if (chip_id(sc) <= CHELSIO_T5) 1892 vi->smt_idx = (rc & 0x7f) << 1; 1893 else 1894 vi->smt_idx = (rc & 0x7f); 1895 1896 param = V_FW_PARAMS_MNEM(FW_PARAMS_MNEM_DEV) | 1897 V_FW_PARAMS_PARAM_X(FW_PARAMS_PARAM_DEV_RSSINFO) | 1898 V_FW_PARAMS_PARAM_YZ(vi->viid); 1899 rc = t4_query_params(sc, sc->mbox, sc->pf, 0, 1, ¶m, &val); 1900 if (rc) 1901 vi->rss_base = 0xffff; 1902 else { 1903 /* MPASS((val >> 16) == rss_size); */ 1904 vi->rss_base = val & 0xffff; 1905 } 1906 1907 rc = cxgbe_vi_attach(dev, vi); 1908 if (rc) { 1909 t4_free_vi(sc, sc->mbox, sc->pf, 0, vi->viid); 1910 return (rc); 1911 } 1912 return (0); 1913} 1914 1915static int 1916vcxgbe_detach(device_t dev) 1917{ 1918 struct vi_info *vi; 1919 struct adapter *sc; 1920 1921 vi = device_get_softc(dev); 1922 sc = vi->pi->adapter; 1923 1924 doom_vi(sc, vi); 1925 1926 cxgbe_vi_detach(vi); 1927 t4_free_vi(sc, sc->mbox, sc->pf, 0, vi->viid); 1928 1929 end_synchronized_op(sc, 0); 1930 1931 return (0); 1932} 1933 1934void 1935t4_fatal_err(struct adapter *sc) 1936{ 1937 t4_set_reg_field(sc, A_SGE_CONTROL, F_GLOBALENABLE, 0); 1938 t4_intr_disable(sc); 1939 log(LOG_EMERG, "%s: encountered fatal error, adapter stopped.\n", 1940 device_get_nameunit(sc->dev)); 1941} 1942 1943void 1944t4_add_adapter(struct adapter *sc) 1945{ 1946 sx_xlock(&t4_list_lock); 1947 SLIST_INSERT_HEAD(&t4_list, sc, link); 1948 sx_xunlock(&t4_list_lock); 1949} 1950 1951int 1952t4_map_bars_0_and_4(struct adapter *sc) 1953{ 1954 sc->regs_rid = PCIR_BAR(0); 1955 sc->regs_res = bus_alloc_resource_any(sc->dev, SYS_RES_MEMORY, 1956 &sc->regs_rid, RF_ACTIVE); 1957 if (sc->regs_res == NULL) { 1958 device_printf(sc->dev, "cannot map registers.\n"); 1959 return (ENXIO); 1960 } 1961 sc->bt = rman_get_bustag(sc->regs_res); 1962 sc->bh = rman_get_bushandle(sc->regs_res); 1963 sc->mmio_len = rman_get_size(sc->regs_res); 1964 setbit(&sc->doorbells, DOORBELL_KDB); 1965 1966 sc->msix_rid = PCIR_BAR(4); 1967 sc->msix_res = bus_alloc_resource_any(sc->dev, SYS_RES_MEMORY, 1968 &sc->msix_rid, RF_ACTIVE); 1969 if (sc->msix_res == NULL) { 1970 device_printf(sc->dev, "cannot map MSI-X BAR.\n"); 1971 return (ENXIO); 1972 } 1973 1974 return (0); 1975} 1976 1977int 1978t4_map_bar_2(struct adapter *sc) 1979{ 1980 1981 /* 1982 * T4: only iWARP driver uses the userspace doorbells. There is no need 1983 * to map it if RDMA is disabled. 1984 */ 1985 if (is_t4(sc) && sc->rdmacaps == 0) 1986 return (0); 1987 1988 sc->udbs_rid = PCIR_BAR(2); 1989 sc->udbs_res = bus_alloc_resource_any(sc->dev, SYS_RES_MEMORY, 1990 &sc->udbs_rid, RF_ACTIVE); 1991 if (sc->udbs_res == NULL) { 1992 device_printf(sc->dev, "cannot map doorbell BAR.\n"); 1993 return (ENXIO); 1994 } 1995 sc->udbs_base = rman_get_virtual(sc->udbs_res); 1996 1997 if (chip_id(sc) >= CHELSIO_T5) { 1998 setbit(&sc->doorbells, DOORBELL_UDB); 1999#if defined(__i386__) || defined(__amd64__) 2000 if (t5_write_combine) { 2001 int rc, mode; 2002 2003 /* 2004 * Enable write combining on BAR2. This is the 2005 * userspace doorbell BAR and is split into 128B 2006 * (UDBS_SEG_SIZE) doorbell regions, each associated 2007 * with an egress queue. The first 64B has the doorbell 2008 * and the second 64B can be used to submit a tx work 2009 * request with an implicit doorbell. 2010 */ 2011 2012 rc = pmap_change_attr((vm_offset_t)sc->udbs_base, 2013 rman_get_size(sc->udbs_res), PAT_WRITE_COMBINING); 2014 if (rc == 0) { 2015 clrbit(&sc->doorbells, DOORBELL_UDB); 2016 setbit(&sc->doorbells, DOORBELL_WCWR); 2017 setbit(&sc->doorbells, DOORBELL_UDBWC); 2018 } else { 2019 device_printf(sc->dev, 2020 "couldn't enable write combining: %d\n", 2021 rc); 2022 } 2023 2024 mode = is_t5(sc) ? V_STATMODE(0) : V_T6_STATMODE(0); 2025 t4_write_reg(sc, A_SGE_STAT_CFG, 2026 V_STATSOURCE_T5(7) | mode); 2027 } 2028#endif 2029 } 2030 2031 return (0); 2032} 2033 2034struct memwin_init { 2035 uint32_t base; 2036 uint32_t aperture; 2037}; 2038 2039static const struct memwin_init t4_memwin[NUM_MEMWIN] = { 2040 { MEMWIN0_BASE, MEMWIN0_APERTURE }, 2041 { MEMWIN1_BASE, MEMWIN1_APERTURE }, 2042 { MEMWIN2_BASE_T4, MEMWIN2_APERTURE_T4 } 2043}; 2044 2045static const struct memwin_init t5_memwin[NUM_MEMWIN] = { 2046 { MEMWIN0_BASE, MEMWIN0_APERTURE }, 2047 { MEMWIN1_BASE, MEMWIN1_APERTURE }, 2048 { MEMWIN2_BASE_T5, MEMWIN2_APERTURE_T5 }, 2049}; 2050 2051static void 2052setup_memwin(struct adapter *sc) 2053{ 2054 const struct memwin_init *mw_init; 2055 struct memwin *mw; 2056 int i; 2057 uint32_t bar0; 2058 2059 if (is_t4(sc)) { 2060 /* 2061 * Read low 32b of bar0 indirectly via the hardware backdoor 2062 * mechanism. Works from within PCI passthrough environments 2063 * too, where rman_get_start() can return a different value. We 2064 * need to program the T4 memory window decoders with the actual 2065 * addresses that will be coming across the PCIe link. 2066 */ 2067 bar0 = t4_hw_pci_read_cfg4(sc, PCIR_BAR(0)); 2068 bar0 &= (uint32_t) PCIM_BAR_MEM_BASE; 2069 2070 mw_init = &t4_memwin[0]; 2071 } else { 2072 /* T5+ use the relative offset inside the PCIe BAR */ 2073 bar0 = 0; 2074 2075 mw_init = &t5_memwin[0]; 2076 } 2077 2078 for (i = 0, mw = &sc->memwin[0]; i < NUM_MEMWIN; i++, mw_init++, mw++) { 2079 rw_init(&mw->mw_lock, "memory window access"); 2080 mw->mw_base = mw_init->base; 2081 mw->mw_aperture = mw_init->aperture; 2082 mw->mw_curpos = 0; 2083 t4_write_reg(sc, 2084 PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_BASE_WIN, i), 2085 (mw->mw_base + bar0) | V_BIR(0) | 2086 V_WINDOW(ilog2(mw->mw_aperture) - 10)); 2087 rw_wlock(&mw->mw_lock); 2088 position_memwin(sc, i, 0); 2089 rw_wunlock(&mw->mw_lock); 2090 } 2091 2092 /* flush */ 2093 t4_read_reg(sc, PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_BASE_WIN, 2)); 2094} 2095 2096/* 2097 * Positions the memory window at the given address in the card's address space. 2098 * There are some alignment requirements and the actual position may be at an 2099 * address prior to the requested address. mw->mw_curpos always has the actual 2100 * position of the window. 2101 */ 2102static void 2103position_memwin(struct adapter *sc, int idx, uint32_t addr) 2104{ 2105 struct memwin *mw; 2106 uint32_t pf; 2107 uint32_t reg; 2108 2109 MPASS(idx >= 0 && idx < NUM_MEMWIN); 2110 mw = &sc->memwin[idx]; 2111 rw_assert(&mw->mw_lock, RA_WLOCKED); 2112 2113 if (is_t4(sc)) { 2114 pf = 0; 2115 mw->mw_curpos = addr & ~0xf; /* start must be 16B aligned */ 2116 } else { 2117 pf = V_PFNUM(sc->pf); 2118 mw->mw_curpos = addr & ~0x7f; /* start must be 128B aligned */ 2119 } 2120 reg = PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_OFFSET, idx); 2121 t4_write_reg(sc, reg, mw->mw_curpos | pf); 2122 t4_read_reg(sc, reg); /* flush */ 2123} 2124 2125static int 2126rw_via_memwin(struct adapter *sc, int idx, uint32_t addr, uint32_t *val, 2127 int len, int rw) 2128{ 2129 struct memwin *mw; 2130 uint32_t mw_end, v; 2131 2132 MPASS(idx >= 0 && idx < NUM_MEMWIN); 2133 2134 /* Memory can only be accessed in naturally aligned 4 byte units */ 2135 if (addr & 3 || len & 3 || len <= 0) 2136 return (EINVAL); 2137 2138 mw = &sc->memwin[idx]; 2139 while (len > 0) { 2140 rw_rlock(&mw->mw_lock); 2141 mw_end = mw->mw_curpos + mw->mw_aperture; 2142 if (addr >= mw_end || addr < mw->mw_curpos) { 2143 /* Will need to reposition the window */ 2144 if (!rw_try_upgrade(&mw->mw_lock)) { 2145 rw_runlock(&mw->mw_lock); 2146 rw_wlock(&mw->mw_lock); 2147 } 2148 rw_assert(&mw->mw_lock, RA_WLOCKED); 2149 position_memwin(sc, idx, addr); 2150 rw_downgrade(&mw->mw_lock); 2151 mw_end = mw->mw_curpos + mw->mw_aperture; 2152 } 2153 rw_assert(&mw->mw_lock, RA_RLOCKED); 2154 while (addr < mw_end && len > 0) { 2155 if (rw == 0) { 2156 v = t4_read_reg(sc, mw->mw_base + addr - 2157 mw->mw_curpos); 2158 *val++ = le32toh(v); 2159 } else { 2160 v = *val++; 2161 t4_write_reg(sc, mw->mw_base + addr - 2162 mw->mw_curpos, htole32(v));; 2163 } 2164 addr += 4; 2165 len -= 4; 2166 } 2167 rw_runlock(&mw->mw_lock); 2168 } 2169 2170 return (0); 2171} 2172 2173static inline int 2174read_via_memwin(struct adapter *sc, int idx, uint32_t addr, uint32_t *val, 2175 int len) 2176{ 2177 2178 return (rw_via_memwin(sc, idx, addr, val, len, 0)); 2179} 2180 2181static inline int 2182write_via_memwin(struct adapter *sc, int idx, uint32_t addr, 2183 const uint32_t *val, int len) 2184{ 2185 2186 return (rw_via_memwin(sc, idx, addr, (void *)(uintptr_t)val, len, 1)); 2187} 2188 2189static int 2190t4_range_cmp(const void *a, const void *b) 2191{ 2192 return ((const struct t4_range *)a)->start - 2193 ((const struct t4_range *)b)->start; 2194} 2195 2196/* 2197 * Verify that the memory range specified by the addr/len pair is valid within 2198 * the card's address space. 2199 */ 2200static int 2201validate_mem_range(struct adapter *sc, uint32_t addr, int len) 2202{ 2203 struct t4_range mem_ranges[4], *r, *next; 2204 uint32_t em, addr_len; 2205 int i, n, remaining; 2206 2207 /* Memory can only be accessed in naturally aligned 4 byte units */ 2208 if (addr & 3 || len & 3 || len <= 0) 2209 return (EINVAL); 2210 2211 /* Enabled memories */ 2212 em = t4_read_reg(sc, A_MA_TARGET_MEM_ENABLE); 2213 2214 r = &mem_ranges[0]; 2215 n = 0; 2216 bzero(r, sizeof(mem_ranges)); 2217 if (em & F_EDRAM0_ENABLE) { 2218 addr_len = t4_read_reg(sc, A_MA_EDRAM0_BAR); 2219 r->size = G_EDRAM0_SIZE(addr_len) << 20; 2220 if (r->size > 0) { 2221 r->start = G_EDRAM0_BASE(addr_len) << 20; 2222 if (addr >= r->start && 2223 addr + len <= r->start + r->size) 2224 return (0); 2225 r++; 2226 n++; 2227 } 2228 } 2229 if (em & F_EDRAM1_ENABLE) { 2230 addr_len = t4_read_reg(sc, A_MA_EDRAM1_BAR); 2231 r->size = G_EDRAM1_SIZE(addr_len) << 20; 2232 if (r->size > 0) { 2233 r->start = G_EDRAM1_BASE(addr_len) << 20; 2234 if (addr >= r->start && 2235 addr + len <= r->start + r->size) 2236 return (0); 2237 r++; 2238 n++; 2239 } 2240 } 2241 if (em & F_EXT_MEM_ENABLE) { 2242 addr_len = t4_read_reg(sc, A_MA_EXT_MEMORY_BAR); 2243 r->size = G_EXT_MEM_SIZE(addr_len) << 20; 2244 if (r->size > 0) { 2245 r->start = G_EXT_MEM_BASE(addr_len) << 20; 2246 if (addr >= r->start && 2247 addr + len <= r->start + r->size) 2248 return (0); 2249 r++; 2250 n++; 2251 } 2252 } 2253 if (is_t5(sc) && em & F_EXT_MEM1_ENABLE) { 2254 addr_len = t4_read_reg(sc, A_MA_EXT_MEMORY1_BAR); 2255 r->size = G_EXT_MEM1_SIZE(addr_len) << 20; 2256 if (r->size > 0) { 2257 r->start = G_EXT_MEM1_BASE(addr_len) << 20; 2258 if (addr >= r->start && 2259 addr + len <= r->start + r->size) 2260 return (0); 2261 r++; 2262 n++; 2263 } 2264 } 2265 MPASS(n <= nitems(mem_ranges)); 2266 2267 if (n > 1) { 2268 /* Sort and merge the ranges. */ 2269 qsort(mem_ranges, n, sizeof(struct t4_range), t4_range_cmp); 2270 2271 /* Start from index 0 and examine the next n - 1 entries. */ 2272 r = &mem_ranges[0]; 2273 for (remaining = n - 1; remaining > 0; remaining--, r++) { 2274 2275 MPASS(r->size > 0); /* r is a valid entry. */ 2276 next = r + 1; 2277 MPASS(next->size > 0); /* and so is the next one. */ 2278 2279 while (r->start + r->size >= next->start) { 2280 /* Merge the next one into the current entry. */ 2281 r->size = max(r->start + r->size, 2282 next->start + next->size) - r->start; 2283 n--; /* One fewer entry in total. */ 2284 if (--remaining == 0) 2285 goto done; /* short circuit */ 2286 next++; 2287 } 2288 if (next != r + 1) { 2289 /* 2290 * Some entries were merged into r and next 2291 * points to the first valid entry that couldn't 2292 * be merged. 2293 */ 2294 MPASS(next->size > 0); /* must be valid */ 2295 memcpy(r + 1, next, remaining * sizeof(*r)); 2296#ifdef INVARIANTS 2297 /* 2298 * This so that the foo->size assertion in the 2299 * next iteration of the loop do the right 2300 * thing for entries that were pulled up and are 2301 * no longer valid. 2302 */ 2303 MPASS(n < nitems(mem_ranges)); 2304 bzero(&mem_ranges[n], (nitems(mem_ranges) - n) * 2305 sizeof(struct t4_range)); 2306#endif 2307 } 2308 } 2309done: 2310 /* Done merging the ranges. */ 2311 MPASS(n > 0); 2312 r = &mem_ranges[0]; 2313 for (i = 0; i < n; i++, r++) { 2314 if (addr >= r->start && 2315 addr + len <= r->start + r->size) 2316 return (0); 2317 } 2318 } 2319 2320 return (EFAULT); 2321} 2322 2323static int 2324fwmtype_to_hwmtype(int mtype) 2325{ 2326 2327 switch (mtype) { 2328 case FW_MEMTYPE_EDC0: 2329 return (MEM_EDC0); 2330 case FW_MEMTYPE_EDC1: 2331 return (MEM_EDC1); 2332 case FW_MEMTYPE_EXTMEM: 2333 return (MEM_MC0); 2334 case FW_MEMTYPE_EXTMEM1: 2335 return (MEM_MC1); 2336 default: 2337 panic("%s: cannot translate fw mtype %d.", __func__, mtype); 2338 } 2339} 2340 2341/* 2342 * Verify that the memory range specified by the memtype/offset/len pair is 2343 * valid and lies entirely within the memtype specified. The global address of 2344 * the start of the range is returned in addr. 2345 */ 2346static int 2347validate_mt_off_len(struct adapter *sc, int mtype, uint32_t off, int len, 2348 uint32_t *addr) 2349{ 2350 uint32_t em, addr_len, maddr; 2351 2352 /* Memory can only be accessed in naturally aligned 4 byte units */ 2353 if (off & 3 || len & 3 || len == 0) 2354 return (EINVAL); 2355 2356 em = t4_read_reg(sc, A_MA_TARGET_MEM_ENABLE); 2357 switch (fwmtype_to_hwmtype(mtype)) { 2358 case MEM_EDC0: 2359 if (!(em & F_EDRAM0_ENABLE)) 2360 return (EINVAL); 2361 addr_len = t4_read_reg(sc, A_MA_EDRAM0_BAR); 2362 maddr = G_EDRAM0_BASE(addr_len) << 20; 2363 break; 2364 case MEM_EDC1: 2365 if (!(em & F_EDRAM1_ENABLE)) 2366 return (EINVAL); 2367 addr_len = t4_read_reg(sc, A_MA_EDRAM1_BAR); 2368 maddr = G_EDRAM1_BASE(addr_len) << 20; 2369 break; 2370 case MEM_MC: 2371 if (!(em & F_EXT_MEM_ENABLE)) 2372 return (EINVAL); 2373 addr_len = t4_read_reg(sc, A_MA_EXT_MEMORY_BAR); 2374 maddr = G_EXT_MEM_BASE(addr_len) << 20; 2375 break; 2376 case MEM_MC1: 2377 if (!is_t5(sc) || !(em & F_EXT_MEM1_ENABLE)) 2378 return (EINVAL); 2379 addr_len = t4_read_reg(sc, A_MA_EXT_MEMORY1_BAR); 2380 maddr = G_EXT_MEM1_BASE(addr_len) << 20; 2381 break; 2382 default: 2383 return (EINVAL); 2384 } 2385 2386 *addr = maddr + off; /* global address */ 2387 return (validate_mem_range(sc, *addr, len)); 2388} 2389 2390static int 2391fixup_devlog_params(struct adapter *sc) 2392{ 2393 struct devlog_params *dparams = &sc->params.devlog; 2394 int rc; 2395 2396 rc = validate_mt_off_len(sc, dparams->memtype, dparams->start, 2397 dparams->size, &dparams->addr); 2398 2399 return (rc); 2400} 2401 2402static int 2403cfg_itype_and_nqueues(struct adapter *sc, int n10g, int n1g, int num_vis, 2404 struct intrs_and_queues *iaq) 2405{ 2406 int rc, itype, navail, nrxq10g, nrxq1g, n; 2407 int nofldrxq10g = 0, nofldrxq1g = 0; 2408 2409 bzero(iaq, sizeof(*iaq)); 2410 2411 iaq->ntxq10g = t4_ntxq10g; 2412 iaq->ntxq1g = t4_ntxq1g; 2413 iaq->ntxq_vi = t4_ntxq_vi; 2414 iaq->nrxq10g = nrxq10g = t4_nrxq10g; 2415 iaq->nrxq1g = nrxq1g = t4_nrxq1g; 2416 iaq->nrxq_vi = t4_nrxq_vi; 2417 iaq->rsrv_noflowq = t4_rsrv_noflowq; 2418#ifdef TCP_OFFLOAD 2419 if (is_offload(sc)) { 2420 iaq->nofldtxq10g = t4_nofldtxq10g; 2421 iaq->nofldtxq1g = t4_nofldtxq1g; 2422 iaq->nofldtxq_vi = t4_nofldtxq_vi; 2423 iaq->nofldrxq10g = nofldrxq10g = t4_nofldrxq10g; 2424 iaq->nofldrxq1g = nofldrxq1g = t4_nofldrxq1g; 2425 iaq->nofldrxq_vi = t4_nofldrxq_vi; 2426 } 2427#endif 2428#ifdef DEV_NETMAP 2429 iaq->nnmtxq_vi = t4_nnmtxq_vi; 2430 iaq->nnmrxq_vi = t4_nnmrxq_vi; 2431#endif 2432 2433 for (itype = INTR_MSIX; itype; itype >>= 1) { 2434 2435 if ((itype & t4_intr_types) == 0) 2436 continue; /* not allowed */ 2437 2438 if (itype == INTR_MSIX) 2439 navail = pci_msix_count(sc->dev); 2440 else if (itype == INTR_MSI) 2441 navail = pci_msi_count(sc->dev); 2442 else 2443 navail = 1; 2444restart: 2445 if (navail == 0) 2446 continue; 2447 2448 iaq->intr_type = itype; 2449 iaq->intr_flags_10g = 0; 2450 iaq->intr_flags_1g = 0; 2451 2452 /* 2453 * Best option: an interrupt vector for errors, one for the 2454 * firmware event queue, and one for every rxq (NIC and TOE) of 2455 * every VI. The VIs that support netmap use the same 2456 * interrupts for the NIC rx queues and the netmap rx queues 2457 * because only one set of queues is active at a time. 2458 */ 2459 iaq->nirq = T4_EXTRA_INTR; 2460 iaq->nirq += n10g * (nrxq10g + nofldrxq10g); 2461 iaq->nirq += n1g * (nrxq1g + nofldrxq1g); 2462 iaq->nirq += (n10g + n1g) * (num_vis - 1) * 2463 max(iaq->nrxq_vi, iaq->nnmrxq_vi); /* See comment above. */ 2464 iaq->nirq += (n10g + n1g) * (num_vis - 1) * iaq->nofldrxq_vi; 2465 if (iaq->nirq <= navail && 2466 (itype != INTR_MSI || powerof2(iaq->nirq))) { 2467 iaq->intr_flags_10g = INTR_ALL; 2468 iaq->intr_flags_1g = INTR_ALL; 2469 goto allocate; 2470 } 2471 2472 /* Disable the VIs (and netmap) if there aren't enough intrs */ 2473 if (num_vis > 1) { 2474 device_printf(sc->dev, "virtual interfaces disabled " 2475 "because num_vis=%u with current settings " 2476 "(nrxq10g=%u, nrxq1g=%u, nofldrxq10g=%u, " 2477 "nofldrxq1g=%u, nrxq_vi=%u nofldrxq_vi=%u, " 2478 "nnmrxq_vi=%u) would need %u interrupts but " 2479 "only %u are available.\n", num_vis, nrxq10g, 2480 nrxq1g, nofldrxq10g, nofldrxq1g, iaq->nrxq_vi, 2481 iaq->nofldrxq_vi, iaq->nnmrxq_vi, iaq->nirq, 2482 navail); 2483 num_vis = 1; 2484 iaq->ntxq_vi = iaq->nrxq_vi = 0; 2485 iaq->nofldtxq_vi = iaq->nofldrxq_vi = 0; 2486 iaq->nnmtxq_vi = iaq->nnmrxq_vi = 0; 2487 goto restart; 2488 } 2489 2490 /* 2491 * Second best option: a vector for errors, one for the firmware 2492 * event queue, and vectors for either all the NIC rx queues or 2493 * all the TOE rx queues. The queues that don't get vectors 2494 * will forward their interrupts to those that do. 2495 */ 2496 iaq->nirq = T4_EXTRA_INTR; 2497 if (nrxq10g >= nofldrxq10g) { 2498 iaq->intr_flags_10g = INTR_RXQ; 2499 iaq->nirq += n10g * nrxq10g; 2500 } else { 2501 iaq->intr_flags_10g = INTR_OFLD_RXQ; 2502 iaq->nirq += n10g * nofldrxq10g; 2503 } 2504 if (nrxq1g >= nofldrxq1g) { 2505 iaq->intr_flags_1g = INTR_RXQ; 2506 iaq->nirq += n1g * nrxq1g; 2507 } else { 2508 iaq->intr_flags_1g = INTR_OFLD_RXQ; 2509 iaq->nirq += n1g * nofldrxq1g; 2510 } 2511 if (iaq->nirq <= navail && 2512 (itype != INTR_MSI || powerof2(iaq->nirq))) 2513 goto allocate; 2514 2515 /* 2516 * Next best option: an interrupt vector for errors, one for the 2517 * firmware event queue, and at least one per main-VI. At this 2518 * point we know we'll have to downsize nrxq and/or nofldrxq to 2519 * fit what's available to us. 2520 */ 2521 iaq->nirq = T4_EXTRA_INTR; 2522 iaq->nirq += n10g + n1g; 2523 if (iaq->nirq <= navail) { 2524 int leftover = navail - iaq->nirq; 2525 2526 if (n10g > 0) { 2527 int target = max(nrxq10g, nofldrxq10g); 2528 2529 iaq->intr_flags_10g = nrxq10g >= nofldrxq10g ? 2530 INTR_RXQ : INTR_OFLD_RXQ; 2531 2532 n = 1; 2533 while (n < target && leftover >= n10g) { 2534 leftover -= n10g; 2535 iaq->nirq += n10g; 2536 n++; 2537 } 2538 iaq->nrxq10g = min(n, nrxq10g); 2539#ifdef TCP_OFFLOAD 2540 iaq->nofldrxq10g = min(n, nofldrxq10g); 2541#endif 2542 } 2543 2544 if (n1g > 0) { 2545 int target = max(nrxq1g, nofldrxq1g); 2546 2547 iaq->intr_flags_1g = nrxq1g >= nofldrxq1g ? 2548 INTR_RXQ : INTR_OFLD_RXQ; 2549 2550 n = 1; 2551 while (n < target && leftover >= n1g) { 2552 leftover -= n1g; 2553 iaq->nirq += n1g; 2554 n++; 2555 } 2556 iaq->nrxq1g = min(n, nrxq1g); 2557#ifdef TCP_OFFLOAD 2558 iaq->nofldrxq1g = min(n, nofldrxq1g); 2559#endif 2560 } 2561 2562 if (itype != INTR_MSI || powerof2(iaq->nirq)) 2563 goto allocate; 2564 } 2565 2566 /* 2567 * Least desirable option: one interrupt vector for everything. 2568 */ 2569 iaq->nirq = iaq->nrxq10g = iaq->nrxq1g = 1; 2570 iaq->intr_flags_10g = iaq->intr_flags_1g = 0; 2571#ifdef TCP_OFFLOAD 2572 if (is_offload(sc)) 2573 iaq->nofldrxq10g = iaq->nofldrxq1g = 1; 2574#endif 2575allocate: 2576 navail = iaq->nirq; 2577 rc = 0; 2578 if (itype == INTR_MSIX) 2579 rc = pci_alloc_msix(sc->dev, &navail); 2580 else if (itype == INTR_MSI) 2581 rc = pci_alloc_msi(sc->dev, &navail); 2582 2583 if (rc == 0) { 2584 if (navail == iaq->nirq) 2585 return (0); 2586 2587 /* 2588 * Didn't get the number requested. Use whatever number 2589 * the kernel is willing to allocate (it's in navail). 2590 */ 2591 device_printf(sc->dev, "fewer vectors than requested, " 2592 "type=%d, req=%d, rcvd=%d; will downshift req.\n", 2593 itype, iaq->nirq, navail); 2594 pci_release_msi(sc->dev); 2595 goto restart; 2596 } 2597 2598 device_printf(sc->dev, 2599 "failed to allocate vectors:%d, type=%d, req=%d, rcvd=%d\n", 2600 itype, rc, iaq->nirq, navail); 2601 } 2602 2603 device_printf(sc->dev, 2604 "failed to find a usable interrupt type. " 2605 "allowed=%d, msi-x=%d, msi=%d, intx=1", t4_intr_types, 2606 pci_msix_count(sc->dev), pci_msi_count(sc->dev)); 2607 2608 return (ENXIO); 2609} 2610 2611#define FW_VERSION(chip) ( \ 2612 V_FW_HDR_FW_VER_MAJOR(chip##FW_VERSION_MAJOR) | \ 2613 V_FW_HDR_FW_VER_MINOR(chip##FW_VERSION_MINOR) | \ 2614 V_FW_HDR_FW_VER_MICRO(chip##FW_VERSION_MICRO) | \ 2615 V_FW_HDR_FW_VER_BUILD(chip##FW_VERSION_BUILD)) 2616#define FW_INTFVER(chip, intf) (chip##FW_HDR_INTFVER_##intf) 2617 2618struct fw_info { 2619 uint8_t chip; 2620 char *kld_name; 2621 char *fw_mod_name; 2622 struct fw_hdr fw_hdr; /* XXX: waste of space, need a sparse struct */ 2623} fw_info[] = { 2624 { 2625 .chip = CHELSIO_T4, 2626 .kld_name = "t4fw_cfg", 2627 .fw_mod_name = "t4fw", 2628 .fw_hdr = { 2629 .chip = FW_HDR_CHIP_T4, 2630 .fw_ver = htobe32_const(FW_VERSION(T4)), 2631 .intfver_nic = FW_INTFVER(T4, NIC), 2632 .intfver_vnic = FW_INTFVER(T4, VNIC), 2633 .intfver_ofld = FW_INTFVER(T4, OFLD), 2634 .intfver_ri = FW_INTFVER(T4, RI), 2635 .intfver_iscsipdu = FW_INTFVER(T4, ISCSIPDU), 2636 .intfver_iscsi = FW_INTFVER(T4, ISCSI), 2637 .intfver_fcoepdu = FW_INTFVER(T4, FCOEPDU), 2638 .intfver_fcoe = FW_INTFVER(T4, FCOE), 2639 }, 2640 }, { 2641 .chip = CHELSIO_T5, 2642 .kld_name = "t5fw_cfg", 2643 .fw_mod_name = "t5fw", 2644 .fw_hdr = { 2645 .chip = FW_HDR_CHIP_T5, 2646 .fw_ver = htobe32_const(FW_VERSION(T5)), 2647 .intfver_nic = FW_INTFVER(T5, NIC), 2648 .intfver_vnic = FW_INTFVER(T5, VNIC), 2649 .intfver_ofld = FW_INTFVER(T5, OFLD), 2650 .intfver_ri = FW_INTFVER(T5, RI), 2651 .intfver_iscsipdu = FW_INTFVER(T5, ISCSIPDU), 2652 .intfver_iscsi = FW_INTFVER(T5, ISCSI), 2653 .intfver_fcoepdu = FW_INTFVER(T5, FCOEPDU), 2654 .intfver_fcoe = FW_INTFVER(T5, FCOE), 2655 }, 2656 }, { 2657 .chip = CHELSIO_T6, 2658 .kld_name = "t6fw_cfg", 2659 .fw_mod_name = "t6fw", 2660 .fw_hdr = { 2661 .chip = FW_HDR_CHIP_T6, 2662 .fw_ver = htobe32_const(FW_VERSION(T6)), 2663 .intfver_nic = FW_INTFVER(T6, NIC), 2664 .intfver_vnic = FW_INTFVER(T6, VNIC), 2665 .intfver_ofld = FW_INTFVER(T6, OFLD), 2666 .intfver_ri = FW_INTFVER(T6, RI), 2667 .intfver_iscsipdu = FW_INTFVER(T6, ISCSIPDU), 2668 .intfver_iscsi = FW_INTFVER(T6, ISCSI), 2669 .intfver_fcoepdu = FW_INTFVER(T6, FCOEPDU), 2670 .intfver_fcoe = FW_INTFVER(T6, FCOE), 2671 }, 2672 } 2673}; 2674 2675static struct fw_info * 2676find_fw_info(int chip) 2677{ 2678 int i; 2679 2680 for (i = 0; i < nitems(fw_info); i++) { 2681 if (fw_info[i].chip == chip) 2682 return (&fw_info[i]); 2683 } 2684 return (NULL); 2685} 2686 2687/* 2688 * Is the given firmware API compatible with the one the driver was compiled 2689 * with? 2690 */ 2691static int 2692fw_compatible(const struct fw_hdr *hdr1, const struct fw_hdr *hdr2) 2693{ 2694 2695 /* short circuit if it's the exact same firmware version */ 2696 if (hdr1->chip == hdr2->chip && hdr1->fw_ver == hdr2->fw_ver) 2697 return (1); 2698 2699 /* 2700 * XXX: Is this too conservative? Perhaps I should limit this to the 2701 * features that are supported in the driver. 2702 */ 2703#define SAME_INTF(x) (hdr1->intfver_##x == hdr2->intfver_##x) 2704 if (hdr1->chip == hdr2->chip && SAME_INTF(nic) && SAME_INTF(vnic) && 2705 SAME_INTF(ofld) && SAME_INTF(ri) && SAME_INTF(iscsipdu) && 2706 SAME_INTF(iscsi) && SAME_INTF(fcoepdu) && SAME_INTF(fcoe)) 2707 return (1); 2708#undef SAME_INTF 2709 2710 return (0); 2711} 2712 2713/* 2714 * The firmware in the KLD is usable, but should it be installed? This routine 2715 * explains itself in detail if it indicates the KLD firmware should be 2716 * installed. 2717 */ 2718static int 2719should_install_kld_fw(struct adapter *sc, int card_fw_usable, int k, int c) 2720{ 2721 const char *reason; 2722 2723 if (!card_fw_usable) { 2724 reason = "incompatible or unusable"; 2725 goto install; 2726 } 2727 2728 if (k > c) { 2729 reason = "older than the version bundled with this driver"; 2730 goto install; 2731 } 2732 2733 if (t4_fw_install == 2 && k != c) { 2734 reason = "different than the version bundled with this driver"; 2735 goto install; 2736 } 2737 2738 return (0); 2739 2740install: 2741 if (t4_fw_install == 0) { 2742 device_printf(sc->dev, "firmware on card (%u.%u.%u.%u) is %s, " 2743 "but the driver is prohibited from installing a different " 2744 "firmware on the card.\n", 2745 G_FW_HDR_FW_VER_MAJOR(c), G_FW_HDR_FW_VER_MINOR(c), 2746 G_FW_HDR_FW_VER_MICRO(c), G_FW_HDR_FW_VER_BUILD(c), reason); 2747 2748 return (0); 2749 } 2750 2751 device_printf(sc->dev, "firmware on card (%u.%u.%u.%u) is %s, " 2752 "installing firmware %u.%u.%u.%u on card.\n", 2753 G_FW_HDR_FW_VER_MAJOR(c), G_FW_HDR_FW_VER_MINOR(c), 2754 G_FW_HDR_FW_VER_MICRO(c), G_FW_HDR_FW_VER_BUILD(c), reason, 2755 G_FW_HDR_FW_VER_MAJOR(k), G_FW_HDR_FW_VER_MINOR(k), 2756 G_FW_HDR_FW_VER_MICRO(k), G_FW_HDR_FW_VER_BUILD(k)); 2757 2758 return (1); 2759} 2760/* 2761 * Establish contact with the firmware and determine if we are the master driver 2762 * or not, and whether we are responsible for chip initialization. 2763 */ 2764static int 2765prep_firmware(struct adapter *sc) 2766{ 2767 const struct firmware *fw = NULL, *default_cfg; 2768 int rc, pf, card_fw_usable, kld_fw_usable, need_fw_reset = 1; 2769 enum dev_state state; 2770 struct fw_info *fw_info; 2771 struct fw_hdr *card_fw; /* fw on the card */ 2772 const struct fw_hdr *kld_fw; /* fw in the KLD */ 2773 const struct fw_hdr *drv_fw; /* fw header the driver was compiled 2774 against */ 2775 2776 /* Contact firmware. */ 2777 rc = t4_fw_hello(sc, sc->mbox, sc->mbox, MASTER_MAY, &state); 2778 if (rc < 0 || state == DEV_STATE_ERR) { 2779 rc = -rc; 2780 device_printf(sc->dev, 2781 "failed to connect to the firmware: %d, %d.\n", rc, state); 2782 return (rc); 2783 } 2784 pf = rc; 2785 if (pf == sc->mbox) 2786 sc->flags |= MASTER_PF; 2787 else if (state == DEV_STATE_UNINIT) { 2788 /* 2789 * We didn't get to be the master so we definitely won't be 2790 * configuring the chip. It's a bug if someone else hasn't 2791 * configured it already. 2792 */ 2793 device_printf(sc->dev, "couldn't be master(%d), " 2794 "device not already initialized either(%d).\n", rc, state); 2795 return (EDOOFUS); 2796 } 2797 2798 /* This is the firmware whose headers the driver was compiled against */ 2799 fw_info = find_fw_info(chip_id(sc)); 2800 if (fw_info == NULL) { 2801 device_printf(sc->dev, 2802 "unable to look up firmware information for chip %d.\n", 2803 chip_id(sc)); 2804 return (EINVAL); 2805 } 2806 drv_fw = &fw_info->fw_hdr; 2807 2808 /* 2809 * The firmware KLD contains many modules. The KLD name is also the 2810 * name of the module that contains the default config file. 2811 */ 2812 default_cfg = firmware_get(fw_info->kld_name); 2813 2814 /* Read the header of the firmware on the card */ 2815 card_fw = malloc(sizeof(*card_fw), M_CXGBE, M_ZERO | M_WAITOK); 2816 rc = -t4_read_flash(sc, FLASH_FW_START, 2817 sizeof (*card_fw) / sizeof (uint32_t), (uint32_t *)card_fw, 1); 2818 if (rc == 0) 2819 card_fw_usable = fw_compatible(drv_fw, (const void*)card_fw); 2820 else { 2821 device_printf(sc->dev, 2822 "Unable to read card's firmware header: %d\n", rc); 2823 card_fw_usable = 0; 2824 } 2825 2826 /* This is the firmware in the KLD */ 2827 fw = firmware_get(fw_info->fw_mod_name); 2828 if (fw != NULL) { 2829 kld_fw = (const void *)fw->data; 2830 kld_fw_usable = fw_compatible(drv_fw, kld_fw); 2831 } else { 2832 kld_fw = NULL; 2833 kld_fw_usable = 0; 2834 } 2835 2836 if (card_fw_usable && card_fw->fw_ver == drv_fw->fw_ver && 2837 (!kld_fw_usable || kld_fw->fw_ver == drv_fw->fw_ver)) { 2838 /* 2839 * Common case: the firmware on the card is an exact match and 2840 * the KLD is an exact match too, or the KLD is 2841 * absent/incompatible. Note that t4_fw_install = 2 is ignored 2842 * here -- use cxgbetool loadfw if you want to reinstall the 2843 * same firmware as the one on the card. 2844 */ 2845 } else if (kld_fw_usable && state == DEV_STATE_UNINIT && 2846 should_install_kld_fw(sc, card_fw_usable, be32toh(kld_fw->fw_ver), 2847 be32toh(card_fw->fw_ver))) { 2848 2849 rc = -t4_fw_upgrade(sc, sc->mbox, fw->data, fw->datasize, 0); 2850 if (rc != 0) { 2851 device_printf(sc->dev, 2852 "failed to install firmware: %d\n", rc); 2853 goto done; 2854 } 2855 2856 /* Installed successfully, update the cached header too. */ 2857 memcpy(card_fw, kld_fw, sizeof(*card_fw)); 2858 card_fw_usable = 1; 2859 need_fw_reset = 0; /* already reset as part of load_fw */ 2860 } 2861 2862 if (!card_fw_usable) { 2863 uint32_t d, c, k; 2864 2865 d = ntohl(drv_fw->fw_ver); 2866 c = ntohl(card_fw->fw_ver); 2867 k = kld_fw ? ntohl(kld_fw->fw_ver) : 0; 2868 2869 device_printf(sc->dev, "Cannot find a usable firmware: " 2870 "fw_install %d, chip state %d, " 2871 "driver compiled with %d.%d.%d.%d, " 2872 "card has %d.%d.%d.%d, KLD has %d.%d.%d.%d\n", 2873 t4_fw_install, state, 2874 G_FW_HDR_FW_VER_MAJOR(d), G_FW_HDR_FW_VER_MINOR(d), 2875 G_FW_HDR_FW_VER_MICRO(d), G_FW_HDR_FW_VER_BUILD(d), 2876 G_FW_HDR_FW_VER_MAJOR(c), G_FW_HDR_FW_VER_MINOR(c), 2877 G_FW_HDR_FW_VER_MICRO(c), G_FW_HDR_FW_VER_BUILD(c), 2878 G_FW_HDR_FW_VER_MAJOR(k), G_FW_HDR_FW_VER_MINOR(k), 2879 G_FW_HDR_FW_VER_MICRO(k), G_FW_HDR_FW_VER_BUILD(k)); 2880 rc = EINVAL; 2881 goto done; 2882 } 2883 2884 /* Reset device */ 2885 if (need_fw_reset && 2886 (rc = -t4_fw_reset(sc, sc->mbox, F_PIORSTMODE | F_PIORST)) != 0) { 2887 device_printf(sc->dev, "firmware reset failed: %d.\n", rc); 2888 if (rc != ETIMEDOUT && rc != EIO) 2889 t4_fw_bye(sc, sc->mbox); 2890 goto done; 2891 } 2892 sc->flags |= FW_OK; 2893 2894 rc = get_params__pre_init(sc); 2895 if (rc != 0) 2896 goto done; /* error message displayed already */ 2897 2898 /* Partition adapter resources as specified in the config file. */ 2899 if (state == DEV_STATE_UNINIT) { 2900 2901 KASSERT(sc->flags & MASTER_PF, 2902 ("%s: trying to change chip settings when not master.", 2903 __func__)); 2904 2905 rc = partition_resources(sc, default_cfg, fw_info->kld_name); 2906 if (rc != 0) 2907 goto done; /* error message displayed already */ 2908 2909 t4_tweak_chip_settings(sc); 2910 2911 /* get basic stuff going */ 2912 rc = -t4_fw_initialize(sc, sc->mbox); 2913 if (rc != 0) { 2914 device_printf(sc->dev, "fw init failed: %d.\n", rc); 2915 goto done; 2916 } 2917 } else { 2918 snprintf(sc->cfg_file, sizeof(sc->cfg_file), "pf%d", pf); 2919 sc->cfcsum = 0; 2920 } 2921 2922done: 2923 free(card_fw, M_CXGBE); 2924 if (fw != NULL) 2925 firmware_put(fw, FIRMWARE_UNLOAD); 2926 if (default_cfg != NULL) 2927 firmware_put(default_cfg, FIRMWARE_UNLOAD); 2928 2929 return (rc); 2930} 2931 2932#define FW_PARAM_DEV(param) \ 2933 (V_FW_PARAMS_MNEM(FW_PARAMS_MNEM_DEV) | \ 2934 V_FW_PARAMS_PARAM_X(FW_PARAMS_PARAM_DEV_##param)) 2935#define FW_PARAM_PFVF(param) \ 2936 (V_FW_PARAMS_MNEM(FW_PARAMS_MNEM_PFVF) | \ 2937 V_FW_PARAMS_PARAM_X(FW_PARAMS_PARAM_PFVF_##param)) 2938 2939/* 2940 * Partition chip resources for use between various PFs, VFs, etc. 2941 */ 2942static int 2943partition_resources(struct adapter *sc, const struct firmware *default_cfg, 2944 const char *name_prefix) 2945{ 2946 const struct firmware *cfg = NULL; 2947 int rc = 0; 2948 struct fw_caps_config_cmd caps; 2949 uint32_t mtype, moff, finicsum, cfcsum; 2950 2951 /* 2952 * Figure out what configuration file to use. Pick the default config 2953 * file for the card if the user hasn't specified one explicitly. 2954 */ 2955 snprintf(sc->cfg_file, sizeof(sc->cfg_file), "%s", t4_cfg_file); 2956 if (strncmp(t4_cfg_file, DEFAULT_CF, sizeof(t4_cfg_file)) == 0) { 2957 /* Card specific overrides go here. */ 2958 if (pci_get_device(sc->dev) == 0x440a) 2959 snprintf(sc->cfg_file, sizeof(sc->cfg_file), UWIRE_CF); 2960 if (is_fpga(sc)) 2961 snprintf(sc->cfg_file, sizeof(sc->cfg_file), FPGA_CF); 2962 } 2963 2964 /* 2965 * We need to load another module if the profile is anything except 2966 * "default" or "flash". 2967 */ 2968 if (strncmp(sc->cfg_file, DEFAULT_CF, sizeof(sc->cfg_file)) != 0 && 2969 strncmp(sc->cfg_file, FLASH_CF, sizeof(sc->cfg_file)) != 0) { 2970 char s[32]; 2971 2972 snprintf(s, sizeof(s), "%s_%s", name_prefix, sc->cfg_file); 2973 cfg = firmware_get(s); 2974 if (cfg == NULL) { 2975 if (default_cfg != NULL) { 2976 device_printf(sc->dev, 2977 "unable to load module \"%s\" for " 2978 "configuration profile \"%s\", will use " 2979 "the default config file instead.\n", 2980 s, sc->cfg_file); 2981 snprintf(sc->cfg_file, sizeof(sc->cfg_file), 2982 "%s", DEFAULT_CF); 2983 } else { 2984 device_printf(sc->dev, 2985 "unable to load module \"%s\" for " 2986 "configuration profile \"%s\", will use " 2987 "the config file on the card's flash " 2988 "instead.\n", s, sc->cfg_file); 2989 snprintf(sc->cfg_file, sizeof(sc->cfg_file), 2990 "%s", FLASH_CF); 2991 } 2992 } 2993 } 2994 2995 if (strncmp(sc->cfg_file, DEFAULT_CF, sizeof(sc->cfg_file)) == 0 && 2996 default_cfg == NULL) { 2997 device_printf(sc->dev, 2998 "default config file not available, will use the config " 2999 "file on the card's flash instead.\n"); 3000 snprintf(sc->cfg_file, sizeof(sc->cfg_file), "%s", FLASH_CF); 3001 } 3002 3003 if (strncmp(sc->cfg_file, FLASH_CF, sizeof(sc->cfg_file)) != 0) { 3004 u_int cflen; 3005 const uint32_t *cfdata; 3006 uint32_t param, val, addr; 3007 3008 KASSERT(cfg != NULL || default_cfg != NULL, 3009 ("%s: no config to upload", __func__)); 3010 3011 /* 3012 * Ask the firmware where it wants us to upload the config file. 3013 */ 3014 param = FW_PARAM_DEV(CF); 3015 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 1, ¶m, &val); 3016 if (rc != 0) { 3017 /* No support for config file? Shouldn't happen. */ 3018 device_printf(sc->dev, 3019 "failed to query config file location: %d.\n", rc); 3020 goto done; 3021 } 3022 mtype = G_FW_PARAMS_PARAM_Y(val); 3023 moff = G_FW_PARAMS_PARAM_Z(val) << 16; 3024 3025 /* 3026 * XXX: sheer laziness. We deliberately added 4 bytes of 3027 * useless stuffing/comments at the end of the config file so 3028 * it's ok to simply throw away the last remaining bytes when 3029 * the config file is not an exact multiple of 4. This also 3030 * helps with the validate_mt_off_len check. 3031 */ 3032 if (cfg != NULL) { 3033 cflen = cfg->datasize & ~3; 3034 cfdata = cfg->data; 3035 } else { 3036 cflen = default_cfg->datasize & ~3; 3037 cfdata = default_cfg->data; 3038 } 3039 3040 if (cflen > FLASH_CFG_MAX_SIZE) { 3041 device_printf(sc->dev, 3042 "config file too long (%d, max allowed is %d). " 3043 "Will try to use the config on the card, if any.\n", 3044 cflen, FLASH_CFG_MAX_SIZE); 3045 goto use_config_on_flash; 3046 } 3047 3048 rc = validate_mt_off_len(sc, mtype, moff, cflen, &addr); 3049 if (rc != 0) { 3050 device_printf(sc->dev, 3051 "%s: addr (%d/0x%x) or len %d is not valid: %d. " 3052 "Will try to use the config on the card, if any.\n", 3053 __func__, mtype, moff, cflen, rc); 3054 goto use_config_on_flash; 3055 } 3056 write_via_memwin(sc, 2, addr, cfdata, cflen); 3057 } else { 3058use_config_on_flash: 3059 mtype = FW_MEMTYPE_FLASH; 3060 moff = t4_flash_cfg_addr(sc); 3061 } 3062 3063 bzero(&caps, sizeof(caps)); 3064 caps.op_to_write = htobe32(V_FW_CMD_OP(FW_CAPS_CONFIG_CMD) | 3065 F_FW_CMD_REQUEST | F_FW_CMD_READ); 3066 caps.cfvalid_to_len16 = htobe32(F_FW_CAPS_CONFIG_CMD_CFVALID | 3067 V_FW_CAPS_CONFIG_CMD_MEMTYPE_CF(mtype) | 3068 V_FW_CAPS_CONFIG_CMD_MEMADDR64K_CF(moff >> 16) | FW_LEN16(caps)); 3069 rc = -t4_wr_mbox(sc, sc->mbox, &caps, sizeof(caps), &caps); 3070 if (rc != 0) { 3071 device_printf(sc->dev, 3072 "failed to pre-process config file: %d " 3073 "(mtype %d, moff 0x%x).\n", rc, mtype, moff); 3074 goto done; 3075 } 3076 3077 finicsum = be32toh(caps.finicsum); 3078 cfcsum = be32toh(caps.cfcsum); 3079 if (finicsum != cfcsum) { 3080 device_printf(sc->dev, 3081 "WARNING: config file checksum mismatch: %08x %08x\n", 3082 finicsum, cfcsum); 3083 } 3084 sc->cfcsum = cfcsum; 3085 3086#define LIMIT_CAPS(x) do { \ 3087 caps.x &= htobe16(t4_##x##_allowed); \ 3088} while (0) 3089 3090 /* 3091 * Let the firmware know what features will (not) be used so it can tune 3092 * things accordingly. 3093 */ 3094 LIMIT_CAPS(nbmcaps); 3095 LIMIT_CAPS(linkcaps); 3096 LIMIT_CAPS(switchcaps); 3097 LIMIT_CAPS(niccaps); 3098 LIMIT_CAPS(toecaps); 3099 LIMIT_CAPS(rdmacaps); 3100 LIMIT_CAPS(cryptocaps); 3101 LIMIT_CAPS(iscsicaps); 3102 LIMIT_CAPS(fcoecaps); 3103#undef LIMIT_CAPS 3104 3105 caps.op_to_write = htobe32(V_FW_CMD_OP(FW_CAPS_CONFIG_CMD) | 3106 F_FW_CMD_REQUEST | F_FW_CMD_WRITE); 3107 caps.cfvalid_to_len16 = htobe32(FW_LEN16(caps)); 3108 rc = -t4_wr_mbox(sc, sc->mbox, &caps, sizeof(caps), NULL); 3109 if (rc != 0) { 3110 device_printf(sc->dev, 3111 "failed to process config file: %d.\n", rc); 3112 } 3113done: 3114 if (cfg != NULL) 3115 firmware_put(cfg, FIRMWARE_UNLOAD); 3116 return (rc); 3117} 3118 3119/* 3120 * Retrieve parameters that are needed (or nice to have) very early. 3121 */ 3122static int 3123get_params__pre_init(struct adapter *sc) 3124{ 3125 int rc; 3126 uint32_t param[2], val[2]; 3127 3128 t4_get_version_info(sc); 3129 3130 snprintf(sc->fw_version, sizeof(sc->fw_version), "%u.%u.%u.%u", 3131 G_FW_HDR_FW_VER_MAJOR(sc->params.fw_vers), 3132 G_FW_HDR_FW_VER_MINOR(sc->params.fw_vers), 3133 G_FW_HDR_FW_VER_MICRO(sc->params.fw_vers), 3134 G_FW_HDR_FW_VER_BUILD(sc->params.fw_vers)); 3135 3136 snprintf(sc->bs_version, sizeof(sc->bs_version), "%u.%u.%u.%u", 3137 G_FW_HDR_FW_VER_MAJOR(sc->params.bs_vers), 3138 G_FW_HDR_FW_VER_MINOR(sc->params.bs_vers), 3139 G_FW_HDR_FW_VER_MICRO(sc->params.bs_vers), 3140 G_FW_HDR_FW_VER_BUILD(sc->params.bs_vers)); 3141 3142 snprintf(sc->tp_version, sizeof(sc->tp_version), "%u.%u.%u.%u", 3143 G_FW_HDR_FW_VER_MAJOR(sc->params.tp_vers), 3144 G_FW_HDR_FW_VER_MINOR(sc->params.tp_vers), 3145 G_FW_HDR_FW_VER_MICRO(sc->params.tp_vers), 3146 G_FW_HDR_FW_VER_BUILD(sc->params.tp_vers)); 3147 3148 snprintf(sc->er_version, sizeof(sc->er_version), "%u.%u.%u.%u", 3149 G_FW_HDR_FW_VER_MAJOR(sc->params.er_vers), 3150 G_FW_HDR_FW_VER_MINOR(sc->params.er_vers), 3151 G_FW_HDR_FW_VER_MICRO(sc->params.er_vers), 3152 G_FW_HDR_FW_VER_BUILD(sc->params.er_vers)); 3153 3154 param[0] = FW_PARAM_DEV(PORTVEC); 3155 param[1] = FW_PARAM_DEV(CCLK); 3156 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 2, param, val); 3157 if (rc != 0) { 3158 device_printf(sc->dev, 3159 "failed to query parameters (pre_init): %d.\n", rc); 3160 return (rc); 3161 } 3162 3163 sc->params.portvec = val[0]; 3164 sc->params.nports = bitcount32(val[0]); 3165 sc->params.vpd.cclk = val[1]; 3166 3167 /* Read device log parameters. */ 3168 rc = -t4_init_devlog_params(sc, 1); 3169 if (rc == 0) 3170 fixup_devlog_params(sc); 3171 else { 3172 device_printf(sc->dev, 3173 "failed to get devlog parameters: %d.\n", rc); 3174 rc = 0; /* devlog isn't critical for device operation */ 3175 } 3176 3177 return (rc); 3178} 3179 3180/* 3181 * Retrieve various parameters that are of interest to the driver. The device 3182 * has been initialized by the firmware at this point. 3183 */ 3184static int 3185get_params__post_init(struct adapter *sc) 3186{ 3187 int rc; 3188 uint32_t param[7], val[7]; 3189 struct fw_caps_config_cmd caps; 3190 3191 param[0] = FW_PARAM_PFVF(IQFLINT_START); 3192 param[1] = FW_PARAM_PFVF(EQ_START); 3193 param[2] = FW_PARAM_PFVF(FILTER_START); 3194 param[3] = FW_PARAM_PFVF(FILTER_END); 3195 param[4] = FW_PARAM_PFVF(L2T_START); 3196 param[5] = FW_PARAM_PFVF(L2T_END); 3197 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 6, param, val); 3198 if (rc != 0) { 3199 device_printf(sc->dev, 3200 "failed to query parameters (post_init): %d.\n", rc); 3201 return (rc); 3202 } 3203 3204 sc->sge.iq_start = val[0]; 3205 sc->sge.eq_start = val[1]; 3206 sc->tids.ftid_base = val[2]; 3207 sc->tids.nftids = val[3] - val[2] + 1; 3208 sc->params.ftid_min = val[2]; 3209 sc->params.ftid_max = val[3]; 3210 sc->vres.l2t.start = val[4]; 3211 sc->vres.l2t.size = val[5] - val[4] + 1; 3212 KASSERT(sc->vres.l2t.size <= L2T_SIZE, 3213 ("%s: L2 table size (%u) larger than expected (%u)", 3214 __func__, sc->vres.l2t.size, L2T_SIZE)); 3215 3216 /* get capabilites */ 3217 bzero(&caps, sizeof(caps)); 3218 caps.op_to_write = htobe32(V_FW_CMD_OP(FW_CAPS_CONFIG_CMD) | 3219 F_FW_CMD_REQUEST | F_FW_CMD_READ); 3220 caps.cfvalid_to_len16 = htobe32(FW_LEN16(caps)); 3221 rc = -t4_wr_mbox(sc, sc->mbox, &caps, sizeof(caps), &caps); 3222 if (rc != 0) { 3223 device_printf(sc->dev, 3224 "failed to get card capabilities: %d.\n", rc); 3225 return (rc); 3226 } 3227 3228#define READ_CAPS(x) do { \ 3229 sc->x = htobe16(caps.x); \ 3230} while (0) 3231 READ_CAPS(nbmcaps); 3232 READ_CAPS(linkcaps); 3233 READ_CAPS(switchcaps); 3234 READ_CAPS(niccaps); 3235 READ_CAPS(toecaps); 3236 READ_CAPS(rdmacaps); 3237 READ_CAPS(cryptocaps); 3238 READ_CAPS(iscsicaps); 3239 READ_CAPS(fcoecaps); 3240 3241 if (sc->niccaps & FW_CAPS_CONFIG_NIC_ETHOFLD) { 3242 param[0] = FW_PARAM_PFVF(ETHOFLD_START); 3243 param[1] = FW_PARAM_PFVF(ETHOFLD_END); 3244 param[2] = FW_PARAM_DEV(FLOWC_BUFFIFO_SZ); 3245 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 3, param, val); 3246 if (rc != 0) { 3247 device_printf(sc->dev, 3248 "failed to query NIC parameters: %d.\n", rc); 3249 return (rc); 3250 } 3251 sc->tids.etid_base = val[0]; 3252 sc->params.etid_min = val[0]; 3253 sc->tids.netids = val[1] - val[0] + 1; 3254 sc->params.netids = sc->tids.netids; 3255 sc->params.eo_wr_cred = val[2]; 3256 sc->params.ethoffload = 1; 3257 } 3258 3259 if (sc->toecaps) { 3260 /* query offload-related parameters */ 3261 param[0] = FW_PARAM_DEV(NTID); 3262 param[1] = FW_PARAM_PFVF(SERVER_START); 3263 param[2] = FW_PARAM_PFVF(SERVER_END); 3264 param[3] = FW_PARAM_PFVF(TDDP_START); 3265 param[4] = FW_PARAM_PFVF(TDDP_END); 3266 param[5] = FW_PARAM_DEV(FLOWC_BUFFIFO_SZ); 3267 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 6, param, val); 3268 if (rc != 0) { 3269 device_printf(sc->dev, 3270 "failed to query TOE parameters: %d.\n", rc); 3271 return (rc); 3272 } 3273 sc->tids.ntids = val[0]; 3274 sc->tids.natids = min(sc->tids.ntids / 2, MAX_ATIDS); 3275 sc->tids.stid_base = val[1]; 3276 sc->tids.nstids = val[2] - val[1] + 1; 3277 sc->vres.ddp.start = val[3]; 3278 sc->vres.ddp.size = val[4] - val[3] + 1; 3279 sc->params.ofldq_wr_cred = val[5]; 3280 sc->params.offload = 1; 3281 } 3282 if (sc->rdmacaps) { 3283 param[0] = FW_PARAM_PFVF(STAG_START); 3284 param[1] = FW_PARAM_PFVF(STAG_END); 3285 param[2] = FW_PARAM_PFVF(RQ_START); 3286 param[3] = FW_PARAM_PFVF(RQ_END); 3287 param[4] = FW_PARAM_PFVF(PBL_START); 3288 param[5] = FW_PARAM_PFVF(PBL_END); 3289 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 6, param, val); 3290 if (rc != 0) { 3291 device_printf(sc->dev, 3292 "failed to query RDMA parameters(1): %d.\n", rc); 3293 return (rc); 3294 } 3295 sc->vres.stag.start = val[0]; 3296 sc->vres.stag.size = val[1] - val[0] + 1; 3297 sc->vres.rq.start = val[2]; 3298 sc->vres.rq.size = val[3] - val[2] + 1; 3299 sc->vres.pbl.start = val[4]; 3300 sc->vres.pbl.size = val[5] - val[4] + 1; 3301 3302 param[0] = FW_PARAM_PFVF(SQRQ_START); 3303 param[1] = FW_PARAM_PFVF(SQRQ_END); 3304 param[2] = FW_PARAM_PFVF(CQ_START); 3305 param[3] = FW_PARAM_PFVF(CQ_END); 3306 param[4] = FW_PARAM_PFVF(OCQ_START); 3307 param[5] = FW_PARAM_PFVF(OCQ_END); 3308 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 6, param, val); 3309 if (rc != 0) { 3310 device_printf(sc->dev, 3311 "failed to query RDMA parameters(2): %d.\n", rc); 3312 return (rc); 3313 } 3314 sc->vres.qp.start = val[0]; 3315 sc->vres.qp.size = val[1] - val[0] + 1; 3316 sc->vres.cq.start = val[2]; 3317 sc->vres.cq.size = val[3] - val[2] + 1; 3318 sc->vres.ocq.start = val[4]; 3319 sc->vres.ocq.size = val[5] - val[4] + 1; 3320 3321 param[0] = FW_PARAM_PFVF(SRQ_START); 3322 param[1] = FW_PARAM_PFVF(SRQ_END); 3323 param[2] = FW_PARAM_DEV(MAXORDIRD_QP); 3324 param[3] = FW_PARAM_DEV(MAXIRD_ADAPTER); 3325 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 4, param, val); 3326 if (rc != 0) { 3327 device_printf(sc->dev, 3328 "failed to query RDMA parameters(3): %d.\n", rc); 3329 return (rc); 3330 } 3331 sc->vres.srq.start = val[0]; 3332 sc->vres.srq.size = val[1] - val[0] + 1; 3333 sc->params.max_ordird_qp = val[2]; 3334 sc->params.max_ird_adapter = val[3]; 3335 } 3336 if (sc->iscsicaps) { 3337 param[0] = FW_PARAM_PFVF(ISCSI_START); 3338 param[1] = FW_PARAM_PFVF(ISCSI_END); 3339 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 2, param, val); 3340 if (rc != 0) { 3341 device_printf(sc->dev, 3342 "failed to query iSCSI parameters: %d.\n", rc); 3343 return (rc); 3344 } 3345 sc->vres.iscsi.start = val[0]; 3346 sc->vres.iscsi.size = val[1] - val[0] + 1; 3347 } 3348 3349 t4_init_sge_params(sc); 3350 3351 /* 3352 * We've got the params we wanted to query via the firmware. Now grab 3353 * some others directly from the chip. 3354 */ 3355 rc = t4_read_chip_settings(sc); 3356 3357 return (rc); 3358} 3359 3360static int 3361set_params__post_init(struct adapter *sc) 3362{ 3363 uint32_t param, val; 3364 3365 /* ask for encapsulated CPLs */ 3366 param = FW_PARAM_PFVF(CPLFW4MSG_ENCAP); 3367 val = 1; 3368 (void)t4_set_params(sc, sc->mbox, sc->pf, 0, 1, ¶m, &val); 3369 3370 return (0); 3371} 3372 3373#undef FW_PARAM_PFVF 3374#undef FW_PARAM_DEV 3375 3376static void 3377t4_set_desc(struct adapter *sc) 3378{ 3379 char buf[128]; 3380 struct adapter_params *p = &sc->params; 3381 3382 snprintf(buf, sizeof(buf), "Chelsio %s", p->vpd.id); 3383 3384 device_set_desc_copy(sc->dev, buf); 3385} 3386 3387static void 3388build_medialist(struct port_info *pi, struct ifmedia *media) 3389{ 3390 int m; 3391 3392 PORT_LOCK(pi); 3393 3394 ifmedia_removeall(media); 3395 3396 m = IFM_ETHER | IFM_FDX; 3397 3398 switch(pi->port_type) { 3399 case FW_PORT_TYPE_BT_XFI: 3400 case FW_PORT_TYPE_BT_XAUI: 3401 ifmedia_add(media, m | IFM_10G_T, 0, NULL); 3402 /* fall through */ 3403 3404 case FW_PORT_TYPE_BT_SGMII: 3405 ifmedia_add(media, m | IFM_1000_T, 0, NULL); 3406 ifmedia_add(media, m | IFM_100_TX, 0, NULL); 3407 ifmedia_add(media, IFM_ETHER | IFM_AUTO, 0, NULL); 3408 ifmedia_set(media, IFM_ETHER | IFM_AUTO); 3409 break; 3410 3411 case FW_PORT_TYPE_CX4: 3412 ifmedia_add(media, m | IFM_10G_CX4, 0, NULL); 3413 ifmedia_set(media, m | IFM_10G_CX4); 3414 break; 3415 3416 case FW_PORT_TYPE_QSFP_10G: 3417 case FW_PORT_TYPE_SFP: 3418 case FW_PORT_TYPE_FIBER_XFI: 3419 case FW_PORT_TYPE_FIBER_XAUI: 3420 switch (pi->mod_type) { 3421 3422 case FW_PORT_MOD_TYPE_LR: 3423 ifmedia_add(media, m | IFM_10G_LR, 0, NULL); 3424 ifmedia_set(media, m | IFM_10G_LR); 3425 break; 3426 3427 case FW_PORT_MOD_TYPE_SR: 3428 ifmedia_add(media, m | IFM_10G_SR, 0, NULL); 3429 ifmedia_set(media, m | IFM_10G_SR); 3430 break; 3431 3432 case FW_PORT_MOD_TYPE_LRM: 3433 ifmedia_add(media, m | IFM_10G_LRM, 0, NULL); 3434 ifmedia_set(media, m | IFM_10G_LRM); 3435 break; 3436 3437 case FW_PORT_MOD_TYPE_TWINAX_PASSIVE: 3438 case FW_PORT_MOD_TYPE_TWINAX_ACTIVE: 3439 ifmedia_add(media, m | IFM_10G_TWINAX, 0, NULL); 3440 ifmedia_set(media, m | IFM_10G_TWINAX); 3441 break; 3442 3443 case FW_PORT_MOD_TYPE_NONE: 3444 m &= ~IFM_FDX; 3445 ifmedia_add(media, m | IFM_NONE, 0, NULL); 3446 ifmedia_set(media, m | IFM_NONE); 3447 break; 3448 3449 case FW_PORT_MOD_TYPE_NA: 3450 case FW_PORT_MOD_TYPE_ER: 3451 default: 3452 device_printf(pi->dev, 3453 "unknown port_type (%d), mod_type (%d)\n", 3454 pi->port_type, pi->mod_type); 3455 ifmedia_add(media, m | IFM_UNKNOWN, 0, NULL); 3456 ifmedia_set(media, m | IFM_UNKNOWN); 3457 break; 3458 } 3459 break; 3460 3461 case FW_PORT_TYPE_CR_QSFP: 3462 case FW_PORT_TYPE_SFP28: 3463 case FW_PORT_TYPE_KR_SFP28: 3464 switch (pi->mod_type) { 3465 3466 case FW_PORT_MOD_TYPE_SR: 3467 ifmedia_add(media, m | IFM_25G_SR, 0, NULL); 3468 ifmedia_set(media, m | IFM_25G_SR); 3469 break; 3470 3471 case FW_PORT_MOD_TYPE_TWINAX_PASSIVE: 3472 case FW_PORT_MOD_TYPE_TWINAX_ACTIVE: 3473 ifmedia_add(media, m | IFM_25G_CR, 0, NULL); 3474 ifmedia_set(media, m | IFM_25G_CR); 3475 break; 3476 3477 case FW_PORT_MOD_TYPE_NONE: 3478 m &= ~IFM_FDX; 3479 ifmedia_add(media, m | IFM_NONE, 0, NULL); 3480 ifmedia_set(media, m | IFM_NONE); 3481 break; 3482 3483 default: 3484 device_printf(pi->dev, 3485 "unknown port_type (%d), mod_type (%d)\n", 3486 pi->port_type, pi->mod_type); 3487 ifmedia_add(media, m | IFM_UNKNOWN, 0, NULL); 3488 ifmedia_set(media, m | IFM_UNKNOWN); 3489 break; 3490 } 3491 break; 3492 3493 case FW_PORT_TYPE_QSFP: 3494 switch (pi->mod_type) { 3495 3496 case FW_PORT_MOD_TYPE_LR: 3497 ifmedia_add(media, m | IFM_40G_LR4, 0, NULL); 3498 ifmedia_set(media, m | IFM_40G_LR4); 3499 break; 3500 3501 case FW_PORT_MOD_TYPE_SR: 3502 ifmedia_add(media, m | IFM_40G_SR4, 0, NULL); 3503 ifmedia_set(media, m | IFM_40G_SR4); 3504 break; 3505 3506 case FW_PORT_MOD_TYPE_TWINAX_PASSIVE: 3507 case FW_PORT_MOD_TYPE_TWINAX_ACTIVE: 3508 ifmedia_add(media, m | IFM_40G_CR4, 0, NULL); 3509 ifmedia_set(media, m | IFM_40G_CR4); 3510 break; 3511 3512 case FW_PORT_MOD_TYPE_NONE: 3513 m &= ~IFM_FDX; 3514 ifmedia_add(media, m | IFM_NONE, 0, NULL); 3515 ifmedia_set(media, m | IFM_NONE); 3516 break; 3517 3518 default: 3519 device_printf(pi->dev, 3520 "unknown port_type (%d), mod_type (%d)\n", 3521 pi->port_type, pi->mod_type); 3522 ifmedia_add(media, m | IFM_UNKNOWN, 0, NULL); 3523 ifmedia_set(media, m | IFM_UNKNOWN); 3524 break; 3525 } 3526 break; 3527 3528 case FW_PORT_TYPE_KR4_100G: 3529 case FW_PORT_TYPE_CR4_QSFP: 3530 switch (pi->mod_type) { 3531 3532 case FW_PORT_MOD_TYPE_LR: 3533 ifmedia_add(media, m | IFM_100G_LR4, 0, NULL); 3534 ifmedia_set(media, m | IFM_100G_LR4); 3535 break; 3536 3537 case FW_PORT_MOD_TYPE_SR: 3538 ifmedia_add(media, m | IFM_100G_SR4, 0, NULL); 3539 ifmedia_set(media, m | IFM_100G_SR4); 3540 break; 3541 3542 case FW_PORT_MOD_TYPE_TWINAX_PASSIVE: 3543 case FW_PORT_MOD_TYPE_TWINAX_ACTIVE: 3544 ifmedia_add(media, m | IFM_100G_CR4, 0, NULL); 3545 ifmedia_set(media, m | IFM_100G_CR4); 3546 break; 3547 3548 case FW_PORT_MOD_TYPE_NONE: 3549 m &= ~IFM_FDX; 3550 ifmedia_add(media, m | IFM_NONE, 0, NULL); 3551 ifmedia_set(media, m | IFM_NONE); 3552 break; 3553 3554 default: 3555 device_printf(pi->dev, 3556 "unknown port_type (%d), mod_type (%d)\n", 3557 pi->port_type, pi->mod_type); 3558 ifmedia_add(media, m | IFM_UNKNOWN, 0, NULL); 3559 ifmedia_set(media, m | IFM_UNKNOWN); 3560 break; 3561 } 3562 break; 3563 3564 default: 3565 device_printf(pi->dev, 3566 "unknown port_type (%d), mod_type (%d)\n", pi->port_type, 3567 pi->mod_type); 3568 ifmedia_add(media, m | IFM_UNKNOWN, 0, NULL); 3569 ifmedia_set(media, m | IFM_UNKNOWN); 3570 break; 3571 } 3572 3573 PORT_UNLOCK(pi); 3574} 3575 3576#define FW_MAC_EXACT_CHUNK 7 3577 3578/* 3579 * Program the port's XGMAC based on parameters in ifnet. The caller also 3580 * indicates which parameters should be programmed (the rest are left alone). 3581 */ 3582int 3583update_mac_settings(struct ifnet *ifp, int flags) 3584{ 3585 int rc = 0; 3586 struct vi_info *vi = ifp->if_softc; 3587 struct port_info *pi = vi->pi; 3588 struct adapter *sc = pi->adapter; 3589 int mtu = -1, promisc = -1, allmulti = -1, vlanex = -1; 3590 3591 ASSERT_SYNCHRONIZED_OP(sc); 3592 KASSERT(flags, ("%s: not told what to update.", __func__)); 3593 3594 if (flags & XGMAC_MTU) 3595 mtu = ifp->if_mtu; 3596 3597 if (flags & XGMAC_PROMISC) 3598 promisc = ifp->if_flags & IFF_PROMISC ? 1 : 0; 3599 3600 if (flags & XGMAC_ALLMULTI) 3601 allmulti = ifp->if_flags & IFF_ALLMULTI ? 1 : 0; 3602 3603 if (flags & XGMAC_VLANEX) 3604 vlanex = ifp->if_capenable & IFCAP_VLAN_HWTAGGING ? 1 : 0; 3605 3606 if (flags & (XGMAC_MTU|XGMAC_PROMISC|XGMAC_ALLMULTI|XGMAC_VLANEX)) { 3607 rc = -t4_set_rxmode(sc, sc->mbox, vi->viid, mtu, promisc, 3608 allmulti, 1, vlanex, false); 3609 if (rc) { 3610 if_printf(ifp, "set_rxmode (%x) failed: %d\n", flags, 3611 rc); 3612 return (rc); 3613 } 3614 } 3615 3616 if (flags & XGMAC_UCADDR) { 3617 uint8_t ucaddr[ETHER_ADDR_LEN]; 3618 3619 bcopy(IF_LLADDR(ifp), ucaddr, sizeof(ucaddr)); 3620 rc = t4_change_mac(sc, sc->mbox, vi->viid, vi->xact_addr_filt, 3621 ucaddr, true, true); 3622 if (rc < 0) { 3623 rc = -rc; 3624 if_printf(ifp, "change_mac failed: %d\n", rc); 3625 return (rc); 3626 } else { 3627 vi->xact_addr_filt = rc; 3628 rc = 0; 3629 } 3630 } 3631 3632 if (flags & XGMAC_MCADDRS) { 3633 const uint8_t *mcaddr[FW_MAC_EXACT_CHUNK]; 3634 int del = 1; 3635 uint64_t hash = 0; 3636 struct ifmultiaddr *ifma; 3637 int i = 0, j; 3638 3639 if_maddr_rlock(ifp); 3640 TAILQ_FOREACH(ifma, &ifp->if_multiaddrs, ifma_link) { 3641 if (ifma->ifma_addr->sa_family != AF_LINK) 3642 continue; 3643 mcaddr[i] = 3644 LLADDR((struct sockaddr_dl *)ifma->ifma_addr); 3645 MPASS(ETHER_IS_MULTICAST(mcaddr[i])); 3646 i++; 3647 3648 if (i == FW_MAC_EXACT_CHUNK) { 3649 rc = t4_alloc_mac_filt(sc, sc->mbox, vi->viid, 3650 del, i, mcaddr, NULL, &hash, 0); 3651 if (rc < 0) { 3652 rc = -rc; 3653 for (j = 0; j < i; j++) { 3654 if_printf(ifp, 3655 "failed to add mc address" 3656 " %02x:%02x:%02x:" 3657 "%02x:%02x:%02x rc=%d\n", 3658 mcaddr[j][0], mcaddr[j][1], 3659 mcaddr[j][2], mcaddr[j][3], 3660 mcaddr[j][4], mcaddr[j][5], 3661 rc); 3662 } 3663 goto mcfail; 3664 } 3665 del = 0; 3666 i = 0; 3667 } 3668 } 3669 if (i > 0) { 3670 rc = t4_alloc_mac_filt(sc, sc->mbox, vi->viid, del, i, 3671 mcaddr, NULL, &hash, 0); 3672 if (rc < 0) { 3673 rc = -rc; 3674 for (j = 0; j < i; j++) { 3675 if_printf(ifp, 3676 "failed to add mc address" 3677 " %02x:%02x:%02x:" 3678 "%02x:%02x:%02x rc=%d\n", 3679 mcaddr[j][0], mcaddr[j][1], 3680 mcaddr[j][2], mcaddr[j][3], 3681 mcaddr[j][4], mcaddr[j][5], 3682 rc); 3683 } 3684 goto mcfail; 3685 } 3686 } 3687 3688 rc = -t4_set_addr_hash(sc, sc->mbox, vi->viid, 0, hash, 0); 3689 if (rc != 0) 3690 if_printf(ifp, "failed to set mc address hash: %d", rc); 3691mcfail: 3692 if_maddr_runlock(ifp); 3693 } 3694 3695 return (rc); 3696} 3697 3698/* 3699 * {begin|end}_synchronized_op must be called from the same thread. 3700 */ 3701int 3702begin_synchronized_op(struct adapter *sc, struct vi_info *vi, int flags, 3703 char *wmesg) 3704{ 3705 int rc, pri; 3706 3707#ifdef WITNESS 3708 /* the caller thinks it's ok to sleep, but is it really? */ 3709 if (flags & SLEEP_OK) 3710 WITNESS_WARN(WARN_GIANTOK | WARN_SLEEPOK, NULL, 3711 "begin_synchronized_op"); 3712#endif 3713 3714 if (INTR_OK) 3715 pri = PCATCH; 3716 else 3717 pri = 0; 3718 3719 ADAPTER_LOCK(sc); 3720 for (;;) { 3721 3722 if (vi && IS_DOOMED(vi)) { 3723 rc = ENXIO; 3724 goto done; 3725 } 3726 3727 if (!IS_BUSY(sc)) { 3728 rc = 0; 3729 break; 3730 } 3731 3732 if (!(flags & SLEEP_OK)) { 3733 rc = EBUSY; 3734 goto done; 3735 } 3736 3737 if (mtx_sleep(&sc->flags, &sc->sc_lock, pri, wmesg, 0)) { 3738 rc = EINTR; 3739 goto done; 3740 } 3741 } 3742 3743 KASSERT(!IS_BUSY(sc), ("%s: controller busy.", __func__)); 3744 SET_BUSY(sc); 3745#ifdef INVARIANTS 3746 sc->last_op = wmesg; 3747 sc->last_op_thr = curthread; 3748 sc->last_op_flags = flags; 3749#endif 3750 3751done: 3752 if (!(flags & HOLD_LOCK) || rc) 3753 ADAPTER_UNLOCK(sc); 3754 3755 return (rc); 3756} 3757 3758/* 3759 * Tell if_ioctl and if_init that the VI is going away. This is 3760 * special variant of begin_synchronized_op and must be paired with a 3761 * call to end_synchronized_op. 3762 */ 3763void 3764doom_vi(struct adapter *sc, struct vi_info *vi) 3765{ 3766 3767 ADAPTER_LOCK(sc); 3768 SET_DOOMED(vi); 3769 wakeup(&sc->flags); 3770 while (IS_BUSY(sc)) 3771 mtx_sleep(&sc->flags, &sc->sc_lock, 0, "t4detach", 0); 3772 SET_BUSY(sc); 3773#ifdef INVARIANTS 3774 sc->last_op = "t4detach"; 3775 sc->last_op_thr = curthread; 3776 sc->last_op_flags = 0; 3777#endif 3778 ADAPTER_UNLOCK(sc); 3779} 3780 3781/* 3782 * {begin|end}_synchronized_op must be called from the same thread. 3783 */ 3784void 3785end_synchronized_op(struct adapter *sc, int flags) 3786{ 3787 3788 if (flags & LOCK_HELD) 3789 ADAPTER_LOCK_ASSERT_OWNED(sc); 3790 else 3791 ADAPTER_LOCK(sc); 3792 3793 KASSERT(IS_BUSY(sc), ("%s: controller not busy.", __func__)); 3794 CLR_BUSY(sc); 3795 wakeup(&sc->flags); 3796 ADAPTER_UNLOCK(sc); 3797} 3798 3799static int 3800cxgbe_init_synchronized(struct vi_info *vi) 3801{ 3802 struct port_info *pi = vi->pi; 3803 struct adapter *sc = pi->adapter; 3804 struct ifnet *ifp = vi->ifp; 3805 int rc = 0, i; 3806 struct sge_txq *txq; 3807 3808 ASSERT_SYNCHRONIZED_OP(sc); 3809 3810 if (ifp->if_drv_flags & IFF_DRV_RUNNING) 3811 return (0); /* already running */ 3812 3813 if (!(sc->flags & FULL_INIT_DONE) && 3814 ((rc = adapter_full_init(sc)) != 0)) 3815 return (rc); /* error message displayed already */ 3816 3817 if (!(vi->flags & VI_INIT_DONE) && 3818 ((rc = vi_full_init(vi)) != 0)) 3819 return (rc); /* error message displayed already */ 3820 3821 rc = update_mac_settings(ifp, XGMAC_ALL); 3822 if (rc) 3823 goto done; /* error message displayed already */ 3824 3825 rc = -t4_enable_vi(sc, sc->mbox, vi->viid, true, true); 3826 if (rc != 0) { 3827 if_printf(ifp, "enable_vi failed: %d\n", rc); 3828 goto done; 3829 } 3830 3831 /* 3832 * Can't fail from this point onwards. Review cxgbe_uninit_synchronized 3833 * if this changes. 3834 */ 3835 3836 for_each_txq(vi, i, txq) { 3837 TXQ_LOCK(txq); 3838 txq->eq.flags |= EQ_ENABLED; 3839 TXQ_UNLOCK(txq); 3840 } 3841 3842 /* 3843 * The first iq of the first port to come up is used for tracing. 3844 */ 3845 if (sc->traceq < 0 && IS_MAIN_VI(vi)) { 3846 sc->traceq = sc->sge.rxq[vi->first_rxq].iq.abs_id; 3847 t4_write_reg(sc, is_t4(sc) ? A_MPS_TRC_RSS_CONTROL : 3848 A_MPS_T5_TRC_RSS_CONTROL, V_RSSCONTROL(pi->tx_chan) | 3849 V_QUEUENUMBER(sc->traceq)); 3850 pi->flags |= HAS_TRACEQ; 3851 } 3852 3853 /* all ok */ 3854 PORT_LOCK(pi); 3855 ifp->if_drv_flags |= IFF_DRV_RUNNING; 3856 pi->up_vis++; 3857 3858 if (pi->nvi > 1 || sc->flags & IS_VF) 3859 callout_reset(&vi->tick, hz, vi_tick, vi); 3860 else 3861 callout_reset(&pi->tick, hz, cxgbe_tick, pi); 3862 PORT_UNLOCK(pi); 3863done: 3864 if (rc != 0) 3865 cxgbe_uninit_synchronized(vi); 3866 3867 return (rc); 3868} 3869 3870/* 3871 * Idempotent. 3872 */ 3873static int 3874cxgbe_uninit_synchronized(struct vi_info *vi) 3875{ 3876 struct port_info *pi = vi->pi; 3877 struct adapter *sc = pi->adapter; 3878 struct ifnet *ifp = vi->ifp; 3879 int rc, i; 3880 struct sge_txq *txq; 3881 3882 ASSERT_SYNCHRONIZED_OP(sc); 3883 3884 if (!(vi->flags & VI_INIT_DONE)) { 3885 KASSERT(!(ifp->if_drv_flags & IFF_DRV_RUNNING), 3886 ("uninited VI is running")); 3887 return (0); 3888 } 3889 3890 /* 3891 * Disable the VI so that all its data in either direction is discarded 3892 * by the MPS. Leave everything else (the queues, interrupts, and 1Hz 3893 * tick) intact as the TP can deliver negative advice or data that it's 3894 * holding in its RAM (for an offloaded connection) even after the VI is 3895 * disabled. 3896 */ 3897 rc = -t4_enable_vi(sc, sc->mbox, vi->viid, false, false); 3898 if (rc) { 3899 if_printf(ifp, "disable_vi failed: %d\n", rc); 3900 return (rc); 3901 } 3902 3903 for_each_txq(vi, i, txq) { 3904 TXQ_LOCK(txq); 3905 txq->eq.flags &= ~EQ_ENABLED; 3906 TXQ_UNLOCK(txq); 3907 } 3908 3909 PORT_LOCK(pi); 3910 if (pi->nvi > 1 || sc->flags & IS_VF) 3911 callout_stop(&vi->tick); 3912 else 3913 callout_stop(&pi->tick); 3914 if (!(ifp->if_drv_flags & IFF_DRV_RUNNING)) { 3915 PORT_UNLOCK(pi); 3916 return (0); 3917 } 3918 ifp->if_drv_flags &= ~IFF_DRV_RUNNING; 3919 pi->up_vis--; 3920 if (pi->up_vis > 0) { 3921 PORT_UNLOCK(pi); 3922 return (0); 3923 } 3924 PORT_UNLOCK(pi); 3925 3926 pi->link_cfg.link_ok = 0; 3927 pi->link_cfg.speed = 0; 3928 pi->link_cfg.link_down_rc = 255; 3929 t4_os_link_changed(sc, pi->port_id, 0); 3930 3931 return (0); 3932} 3933 3934/* 3935 * It is ok for this function to fail midway and return right away. t4_detach 3936 * will walk the entire sc->irq list and clean up whatever is valid. 3937 */ 3938int 3939t4_setup_intr_handlers(struct adapter *sc) 3940{ 3941 int rc, rid, p, q, v; 3942 char s[8]; 3943 struct irq *irq; 3944 struct port_info *pi; 3945 struct vi_info *vi; 3946 struct sge *sge = &sc->sge; 3947 struct sge_rxq *rxq; 3948#ifdef TCP_OFFLOAD 3949 struct sge_ofld_rxq *ofld_rxq; 3950#endif 3951#ifdef DEV_NETMAP 3952 struct sge_nm_rxq *nm_rxq; 3953#endif 3954 3955 /* 3956 * Setup interrupts. 3957 */ 3958 irq = &sc->irq[0]; 3959 rid = sc->intr_type == INTR_INTX ? 0 : 1; 3960 if (sc->intr_count == 1) 3961 return (t4_alloc_irq(sc, irq, rid, t4_intr_all, sc, "all")); 3962 3963 /* Multiple interrupts. */ 3964 if (sc->flags & IS_VF) 3965 KASSERT(sc->intr_count >= T4VF_EXTRA_INTR + sc->params.nports, 3966 ("%s: too few intr.", __func__)); 3967 else 3968 KASSERT(sc->intr_count >= T4_EXTRA_INTR + sc->params.nports, 3969 ("%s: too few intr.", __func__)); 3970 3971 /* The first one is always error intr on PFs */ 3972 if (!(sc->flags & IS_VF)) { 3973 rc = t4_alloc_irq(sc, irq, rid, t4_intr_err, sc, "err"); 3974 if (rc != 0) 3975 return (rc); 3976 irq++; 3977 rid++; 3978 } 3979 3980 /* The second one is always the firmware event queue (first on VFs) */ 3981 rc = t4_alloc_irq(sc, irq, rid, t4_intr_evt, &sge->fwq, "evt"); 3982 if (rc != 0) 3983 return (rc); 3984 irq++; 3985 rid++; 3986 3987 for_each_port(sc, p) { 3988 pi = sc->port[p]; 3989 for_each_vi(pi, v, vi) { 3990 vi->first_intr = rid - 1; 3991 3992 if (vi->nnmrxq > 0) { 3993 int n = max(vi->nrxq, vi->nnmrxq); 3994 3995 MPASS(vi->flags & INTR_RXQ); 3996 3997 rxq = &sge->rxq[vi->first_rxq]; 3998#ifdef DEV_NETMAP 3999 nm_rxq = &sge->nm_rxq[vi->first_nm_rxq]; 4000#endif 4001 for (q = 0; q < n; q++) { 4002 snprintf(s, sizeof(s), "%x%c%x", p, 4003 'a' + v, q); 4004 if (q < vi->nrxq) 4005 irq->rxq = rxq++; 4006#ifdef DEV_NETMAP 4007 if (q < vi->nnmrxq) 4008 irq->nm_rxq = nm_rxq++; 4009#endif 4010 rc = t4_alloc_irq(sc, irq, rid, 4011 t4_vi_intr, irq, s); 4012 if (rc != 0) 4013 return (rc); 4014 irq++; 4015 rid++; 4016 vi->nintr++; 4017 } 4018 } else if (vi->flags & INTR_RXQ) { 4019 for_each_rxq(vi, q, rxq) { 4020 snprintf(s, sizeof(s), "%x%c%x", p, 4021 'a' + v, q); 4022 rc = t4_alloc_irq(sc, irq, rid, 4023 t4_intr, rxq, s); 4024 if (rc != 0) 4025 return (rc); 4026 irq++; 4027 rid++; 4028 vi->nintr++; 4029 } 4030 } 4031#ifdef TCP_OFFLOAD 4032 if (vi->flags & INTR_OFLD_RXQ) { 4033 for_each_ofld_rxq(vi, q, ofld_rxq) { 4034 snprintf(s, sizeof(s), "%x%c%x", p, 4035 'A' + v, q); 4036 rc = t4_alloc_irq(sc, irq, rid, 4037 t4_intr, ofld_rxq, s); 4038 if (rc != 0) 4039 return (rc); 4040 irq++; 4041 rid++; 4042 vi->nintr++; 4043 } 4044 } 4045#endif 4046 } 4047 } 4048 MPASS(irq == &sc->irq[sc->intr_count]); 4049 4050 return (0); 4051} 4052 4053int 4054adapter_full_init(struct adapter *sc) 4055{ 4056 int rc, i; 4057#ifdef RSS 4058 uint32_t raw_rss_key[RSS_KEYSIZE / sizeof(uint32_t)]; 4059 uint32_t rss_key[RSS_KEYSIZE / sizeof(uint32_t)]; 4060#endif 4061 4062 ASSERT_SYNCHRONIZED_OP(sc); 4063 ADAPTER_LOCK_ASSERT_NOTOWNED(sc); 4064 KASSERT((sc->flags & FULL_INIT_DONE) == 0, 4065 ("%s: FULL_INIT_DONE already", __func__)); 4066 4067 /* 4068 * queues that belong to the adapter (not any particular port). 4069 */ 4070 rc = t4_setup_adapter_queues(sc); 4071 if (rc != 0) 4072 goto done; 4073 4074 for (i = 0; i < nitems(sc->tq); i++) { 4075 sc->tq[i] = taskqueue_create("t4 taskq", M_NOWAIT, 4076 taskqueue_thread_enqueue, &sc->tq[i]); 4077 if (sc->tq[i] == NULL) { 4078 device_printf(sc->dev, 4079 "failed to allocate task queue %d\n", i); 4080 rc = ENOMEM; 4081 goto done; 4082 } 4083 taskqueue_start_threads(&sc->tq[i], 1, PI_NET, "%s tq%d", 4084 device_get_nameunit(sc->dev), i); 4085 } 4086#ifdef RSS 4087 MPASS(RSS_KEYSIZE == 40); 4088 rss_getkey((void *)&raw_rss_key[0]); 4089 for (i = 0; i < nitems(rss_key); i++) { 4090 rss_key[i] = htobe32(raw_rss_key[nitems(rss_key) - 1 - i]); 4091 } 4092 t4_write_rss_key(sc, &rss_key[0], -1); 4093#endif 4094 4095 if (!(sc->flags & IS_VF)) 4096 t4_intr_enable(sc); 4097 sc->flags |= FULL_INIT_DONE; 4098done: 4099 if (rc != 0) 4100 adapter_full_uninit(sc); 4101 4102 return (rc); 4103} 4104 4105int 4106adapter_full_uninit(struct adapter *sc) 4107{ 4108 int i; 4109 4110 ADAPTER_LOCK_ASSERT_NOTOWNED(sc); 4111 4112 t4_teardown_adapter_queues(sc); 4113 4114 for (i = 0; i < nitems(sc->tq) && sc->tq[i]; i++) { 4115 taskqueue_free(sc->tq[i]); 4116 sc->tq[i] = NULL; 4117 } 4118 4119 sc->flags &= ~FULL_INIT_DONE; 4120 4121 return (0); 4122} 4123 4124#ifdef RSS 4125#define SUPPORTED_RSS_HASHTYPES (RSS_HASHTYPE_RSS_IPV4 | \ 4126 RSS_HASHTYPE_RSS_TCP_IPV4 | RSS_HASHTYPE_RSS_IPV6 | \ 4127 RSS_HASHTYPE_RSS_TCP_IPV6 | RSS_HASHTYPE_RSS_UDP_IPV4 | \ 4128 RSS_HASHTYPE_RSS_UDP_IPV6) 4129 4130/* Translates kernel hash types to hardware. */ 4131static int 4132hashconfig_to_hashen(int hashconfig) 4133{ 4134 int hashen = 0; 4135 4136 if (hashconfig & RSS_HASHTYPE_RSS_IPV4) 4137 hashen |= F_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN; 4138 if (hashconfig & RSS_HASHTYPE_RSS_IPV6) 4139 hashen |= F_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN; 4140 if (hashconfig & RSS_HASHTYPE_RSS_UDP_IPV4) { 4141 hashen |= F_FW_RSS_VI_CONFIG_CMD_UDPEN | 4142 F_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN; 4143 } 4144 if (hashconfig & RSS_HASHTYPE_RSS_UDP_IPV6) { 4145 hashen |= F_FW_RSS_VI_CONFIG_CMD_UDPEN | 4146 F_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN; 4147 } 4148 if (hashconfig & RSS_HASHTYPE_RSS_TCP_IPV4) 4149 hashen |= F_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN; 4150 if (hashconfig & RSS_HASHTYPE_RSS_TCP_IPV6) 4151 hashen |= F_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN; 4152 4153 return (hashen); 4154} 4155 4156/* Translates hardware hash types to kernel. */ 4157static int 4158hashen_to_hashconfig(int hashen) 4159{ 4160 int hashconfig = 0; 4161 4162 if (hashen & F_FW_RSS_VI_CONFIG_CMD_UDPEN) { 4163 /* 4164 * If UDP hashing was enabled it must have been enabled for 4165 * either IPv4 or IPv6 (inclusive or). Enabling UDP without 4166 * enabling any 4-tuple hash is nonsense configuration. 4167 */ 4168 MPASS(hashen & (F_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN | 4169 F_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN)); 4170 4171 if (hashen & F_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN) 4172 hashconfig |= RSS_HASHTYPE_RSS_UDP_IPV4; 4173 if (hashen & F_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN) 4174 hashconfig |= RSS_HASHTYPE_RSS_UDP_IPV6; 4175 } 4176 if (hashen & F_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN) 4177 hashconfig |= RSS_HASHTYPE_RSS_TCP_IPV4; 4178 if (hashen & F_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN) 4179 hashconfig |= RSS_HASHTYPE_RSS_TCP_IPV6; 4180 if (hashen & F_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN) 4181 hashconfig |= RSS_HASHTYPE_RSS_IPV4; 4182 if (hashen & F_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN) 4183 hashconfig |= RSS_HASHTYPE_RSS_IPV6; 4184 4185 return (hashconfig); 4186} 4187#endif 4188 4189int 4190vi_full_init(struct vi_info *vi) 4191{ 4192 struct adapter *sc = vi->pi->adapter; 4193 struct ifnet *ifp = vi->ifp; 4194 uint16_t *rss; 4195 struct sge_rxq *rxq; 4196 int rc, i, j, hashen; 4197#ifdef RSS 4198 int nbuckets = rss_getnumbuckets(); 4199 int hashconfig = rss_gethashconfig(); 4200 int extra; 4201#endif 4202 4203 ASSERT_SYNCHRONIZED_OP(sc); 4204 KASSERT((vi->flags & VI_INIT_DONE) == 0, 4205 ("%s: VI_INIT_DONE already", __func__)); 4206 4207 sysctl_ctx_init(&vi->ctx); 4208 vi->flags |= VI_SYSCTL_CTX; 4209 4210 /* 4211 * Allocate tx/rx/fl queues for this VI. 4212 */ 4213 rc = t4_setup_vi_queues(vi); 4214 if (rc != 0) 4215 goto done; /* error message displayed already */ 4216 4217 /* 4218 * Setup RSS for this VI. Save a copy of the RSS table for later use. 4219 */ 4220 if (vi->nrxq > vi->rss_size) { 4221 if_printf(ifp, "nrxq (%d) > hw RSS table size (%d); " 4222 "some queues will never receive traffic.\n", vi->nrxq, 4223 vi->rss_size); 4224 } else if (vi->rss_size % vi->nrxq) { 4225 if_printf(ifp, "nrxq (%d), hw RSS table size (%d); " 4226 "expect uneven traffic distribution.\n", vi->nrxq, 4227 vi->rss_size); 4228 } 4229#ifdef RSS 4230 if (vi->nrxq != nbuckets) { 4231 if_printf(ifp, "nrxq (%d) != kernel RSS buckets (%d);" 4232 "performance will be impacted.\n", vi->nrxq, nbuckets); 4233 } 4234#endif 4235 rss = malloc(vi->rss_size * sizeof (*rss), M_CXGBE, M_ZERO | M_WAITOK); 4236 for (i = 0; i < vi->rss_size;) { 4237#ifdef RSS 4238 j = rss_get_indirection_to_bucket(i); 4239 j %= vi->nrxq; 4240 rxq = &sc->sge.rxq[vi->first_rxq + j]; 4241 rss[i++] = rxq->iq.abs_id; 4242#else 4243 for_each_rxq(vi, j, rxq) { 4244 rss[i++] = rxq->iq.abs_id; 4245 if (i == vi->rss_size) 4246 break; 4247 } 4248#endif 4249 } 4250 4251 rc = -t4_config_rss_range(sc, sc->mbox, vi->viid, 0, vi->rss_size, rss, 4252 vi->rss_size); 4253 if (rc != 0) { 4254 if_printf(ifp, "rss_config failed: %d\n", rc); 4255 goto done; 4256 } 4257 4258#ifdef RSS 4259 hashen = hashconfig_to_hashen(hashconfig); 4260 4261 /* 4262 * We may have had to enable some hashes even though the global config 4263 * wants them disabled. This is a potential problem that must be 4264 * reported to the user. 4265 */ 4266 extra = hashen_to_hashconfig(hashen) ^ hashconfig; 4267 4268 /* 4269 * If we consider only the supported hash types, then the enabled hashes 4270 * are a superset of the requested hashes. In other words, there cannot 4271 * be any supported hash that was requested but not enabled, but there 4272 * can be hashes that were not requested but had to be enabled. 4273 */ 4274 extra &= SUPPORTED_RSS_HASHTYPES; 4275 MPASS((extra & hashconfig) == 0); 4276 4277 if (extra) { 4278 if_printf(ifp, 4279 "global RSS config (0x%x) cannot be accomodated.\n", 4280 hashconfig); 4281 } 4282 if (extra & RSS_HASHTYPE_RSS_IPV4) 4283 if_printf(ifp, "IPv4 2-tuple hashing forced on.\n"); 4284 if (extra & RSS_HASHTYPE_RSS_TCP_IPV4) 4285 if_printf(ifp, "TCP/IPv4 4-tuple hashing forced on.\n"); 4286 if (extra & RSS_HASHTYPE_RSS_IPV6) 4287 if_printf(ifp, "IPv6 2-tuple hashing forced on.\n"); 4288 if (extra & RSS_HASHTYPE_RSS_TCP_IPV6) 4289 if_printf(ifp, "TCP/IPv6 4-tuple hashing forced on.\n"); 4290 if (extra & RSS_HASHTYPE_RSS_UDP_IPV4) 4291 if_printf(ifp, "UDP/IPv4 4-tuple hashing forced on.\n"); 4292 if (extra & RSS_HASHTYPE_RSS_UDP_IPV6) 4293 if_printf(ifp, "UDP/IPv6 4-tuple hashing forced on.\n"); 4294#else 4295 hashen = F_FW_RSS_VI_CONFIG_CMD_IP6FOURTUPEN | 4296 F_FW_RSS_VI_CONFIG_CMD_IP6TWOTUPEN | 4297 F_FW_RSS_VI_CONFIG_CMD_IP4FOURTUPEN | 4298 F_FW_RSS_VI_CONFIG_CMD_IP4TWOTUPEN | F_FW_RSS_VI_CONFIG_CMD_UDPEN; 4299#endif 4300 rc = -t4_config_vi_rss(sc, sc->mbox, vi->viid, hashen, rss[0], 0, 0); 4301 if (rc != 0) { 4302 if_printf(ifp, "rss hash/defaultq config failed: %d\n", rc); 4303 goto done; 4304 } 4305 4306 vi->rss = rss; 4307 vi->flags |= VI_INIT_DONE; 4308done: 4309 if (rc != 0) 4310 vi_full_uninit(vi); 4311 4312 return (rc); 4313} 4314 4315/* 4316 * Idempotent. 4317 */ 4318int 4319vi_full_uninit(struct vi_info *vi) 4320{ 4321 struct port_info *pi = vi->pi; 4322 struct adapter *sc = pi->adapter; 4323 int i; 4324 struct sge_rxq *rxq; 4325 struct sge_txq *txq; 4326#ifdef TCP_OFFLOAD 4327 struct sge_ofld_rxq *ofld_rxq; 4328 struct sge_wrq *ofld_txq; 4329#endif 4330 4331 if (vi->flags & VI_INIT_DONE) { 4332 4333 /* Need to quiesce queues. */ 4334 4335 /* XXX: Only for the first VI? */ 4336 if (IS_MAIN_VI(vi) && !(sc->flags & IS_VF)) 4337 quiesce_wrq(sc, &sc->sge.ctrlq[pi->port_id]); 4338 4339 for_each_txq(vi, i, txq) { 4340 quiesce_txq(sc, txq); 4341 } 4342 4343#ifdef TCP_OFFLOAD 4344 for_each_ofld_txq(vi, i, ofld_txq) { 4345 quiesce_wrq(sc, ofld_txq); 4346 } 4347#endif 4348 4349 for_each_rxq(vi, i, rxq) { 4350 quiesce_iq(sc, &rxq->iq); 4351 quiesce_fl(sc, &rxq->fl); 4352 } 4353 4354#ifdef TCP_OFFLOAD 4355 for_each_ofld_rxq(vi, i, ofld_rxq) { 4356 quiesce_iq(sc, &ofld_rxq->iq); 4357 quiesce_fl(sc, &ofld_rxq->fl); 4358 } 4359#endif 4360 free(vi->rss, M_CXGBE); 4361 free(vi->nm_rss, M_CXGBE); 4362 } 4363 4364 t4_teardown_vi_queues(vi); 4365 vi->flags &= ~VI_INIT_DONE; 4366 4367 return (0); 4368} 4369 4370static void 4371quiesce_txq(struct adapter *sc, struct sge_txq *txq) 4372{ 4373 struct sge_eq *eq = &txq->eq; 4374 struct sge_qstat *spg = (void *)&eq->desc[eq->sidx]; 4375 4376 (void) sc; /* unused */ 4377 4378#ifdef INVARIANTS 4379 TXQ_LOCK(txq); 4380 MPASS((eq->flags & EQ_ENABLED) == 0); 4381 TXQ_UNLOCK(txq); 4382#endif 4383 4384 /* Wait for the mp_ring to empty. */ 4385 while (!mp_ring_is_idle(txq->r)) { 4386 mp_ring_check_drainage(txq->r, 0); 4387 pause("rquiesce", 1); 4388 } 4389 4390 /* Then wait for the hardware to finish. */ 4391 while (spg->cidx != htobe16(eq->pidx)) 4392 pause("equiesce", 1); 4393 4394 /* Finally, wait for the driver to reclaim all descriptors. */ 4395 while (eq->cidx != eq->pidx) 4396 pause("dquiesce", 1); 4397} 4398 4399static void 4400quiesce_wrq(struct adapter *sc, struct sge_wrq *wrq) 4401{ 4402 4403 /* XXXTX */ 4404} 4405 4406static void 4407quiesce_iq(struct adapter *sc, struct sge_iq *iq) 4408{ 4409 (void) sc; /* unused */ 4410 4411 /* Synchronize with the interrupt handler */ 4412 while (!atomic_cmpset_int(&iq->state, IQS_IDLE, IQS_DISABLED)) 4413 pause("iqfree", 1); 4414} 4415 4416static void 4417quiesce_fl(struct adapter *sc, struct sge_fl *fl) 4418{ 4419 mtx_lock(&sc->sfl_lock); 4420 FL_LOCK(fl); 4421 fl->flags |= FL_DOOMED; 4422 FL_UNLOCK(fl); 4423 callout_stop(&sc->sfl_callout); 4424 mtx_unlock(&sc->sfl_lock); 4425 4426 KASSERT((fl->flags & FL_STARVING) == 0, 4427 ("%s: still starving", __func__)); 4428} 4429 4430static int 4431t4_alloc_irq(struct adapter *sc, struct irq *irq, int rid, 4432 driver_intr_t *handler, void *arg, char *name) 4433{ 4434 int rc; 4435 4436 irq->rid = rid; 4437 irq->res = bus_alloc_resource_any(sc->dev, SYS_RES_IRQ, &irq->rid, 4438 RF_SHAREABLE | RF_ACTIVE); 4439 if (irq->res == NULL) { 4440 device_printf(sc->dev, 4441 "failed to allocate IRQ for rid %d, name %s.\n", rid, name); 4442 return (ENOMEM); 4443 } 4444 4445 rc = bus_setup_intr(sc->dev, irq->res, INTR_MPSAFE | INTR_TYPE_NET, 4446 NULL, handler, arg, &irq->tag); 4447 if (rc != 0) { 4448 device_printf(sc->dev, 4449 "failed to setup interrupt for rid %d, name %s: %d\n", 4450 rid, name, rc); 4451 } else if (name) 4452 bus_describe_intr(sc->dev, irq->res, irq->tag, name); 4453 4454 return (rc); 4455} 4456 4457static int 4458t4_free_irq(struct adapter *sc, struct irq *irq) 4459{ 4460 if (irq->tag) 4461 bus_teardown_intr(sc->dev, irq->res, irq->tag); 4462 if (irq->res) 4463 bus_release_resource(sc->dev, SYS_RES_IRQ, irq->rid, irq->res); 4464 4465 bzero(irq, sizeof(*irq)); 4466 4467 return (0); 4468} 4469 4470static void 4471get_regs(struct adapter *sc, struct t4_regdump *regs, uint8_t *buf) 4472{ 4473 4474 regs->version = chip_id(sc) | chip_rev(sc) << 10; 4475 t4_get_regs(sc, buf, regs->len); 4476} 4477 4478#define A_PL_INDIR_CMD 0x1f8 4479 4480#define S_PL_AUTOINC 31 4481#define M_PL_AUTOINC 0x1U 4482#define V_PL_AUTOINC(x) ((x) << S_PL_AUTOINC) 4483#define G_PL_AUTOINC(x) (((x) >> S_PL_AUTOINC) & M_PL_AUTOINC) 4484 4485#define S_PL_VFID 20 4486#define M_PL_VFID 0xffU 4487#define V_PL_VFID(x) ((x) << S_PL_VFID) 4488#define G_PL_VFID(x) (((x) >> S_PL_VFID) & M_PL_VFID) 4489 4490#define S_PL_ADDR 0 4491#define M_PL_ADDR 0xfffffU 4492#define V_PL_ADDR(x) ((x) << S_PL_ADDR) 4493#define G_PL_ADDR(x) (((x) >> S_PL_ADDR) & M_PL_ADDR) 4494 4495#define A_PL_INDIR_DATA 0x1fc 4496 4497static uint64_t 4498read_vf_stat(struct adapter *sc, unsigned int viid, int reg) 4499{ 4500 u32 stats[2]; 4501 4502 mtx_assert(&sc->reg_lock, MA_OWNED); 4503 if (sc->flags & IS_VF) { 4504 stats[0] = t4_read_reg(sc, VF_MPS_REG(reg)); 4505 stats[1] = t4_read_reg(sc, VF_MPS_REG(reg + 4)); 4506 } else { 4507 t4_write_reg(sc, A_PL_INDIR_CMD, V_PL_AUTOINC(1) | 4508 V_PL_VFID(G_FW_VIID_VIN(viid)) | 4509 V_PL_ADDR(VF_MPS_REG(reg))); 4510 stats[0] = t4_read_reg(sc, A_PL_INDIR_DATA); 4511 stats[1] = t4_read_reg(sc, A_PL_INDIR_DATA); 4512 } 4513 return (((uint64_t)stats[1]) << 32 | stats[0]); 4514} 4515 4516static void 4517t4_get_vi_stats(struct adapter *sc, unsigned int viid, 4518 struct fw_vi_stats_vf *stats) 4519{ 4520 4521#define GET_STAT(name) \ 4522 read_vf_stat(sc, viid, A_MPS_VF_STAT_##name##_L) 4523 4524 stats->tx_bcast_bytes = GET_STAT(TX_VF_BCAST_BYTES); 4525 stats->tx_bcast_frames = GET_STAT(TX_VF_BCAST_FRAMES); 4526 stats->tx_mcast_bytes = GET_STAT(TX_VF_MCAST_BYTES); 4527 stats->tx_mcast_frames = GET_STAT(TX_VF_MCAST_FRAMES); 4528 stats->tx_ucast_bytes = GET_STAT(TX_VF_UCAST_BYTES); 4529 stats->tx_ucast_frames = GET_STAT(TX_VF_UCAST_FRAMES); 4530 stats->tx_drop_frames = GET_STAT(TX_VF_DROP_FRAMES); 4531 stats->tx_offload_bytes = GET_STAT(TX_VF_OFFLOAD_BYTES); 4532 stats->tx_offload_frames = GET_STAT(TX_VF_OFFLOAD_FRAMES); 4533 stats->rx_bcast_bytes = GET_STAT(RX_VF_BCAST_BYTES); 4534 stats->rx_bcast_frames = GET_STAT(RX_VF_BCAST_FRAMES); 4535 stats->rx_mcast_bytes = GET_STAT(RX_VF_MCAST_BYTES); 4536 stats->rx_mcast_frames = GET_STAT(RX_VF_MCAST_FRAMES); 4537 stats->rx_ucast_bytes = GET_STAT(RX_VF_UCAST_BYTES); 4538 stats->rx_ucast_frames = GET_STAT(RX_VF_UCAST_FRAMES); 4539 stats->rx_err_frames = GET_STAT(RX_VF_ERR_FRAMES); 4540 4541#undef GET_STAT 4542} 4543 4544static void 4545t4_clr_vi_stats(struct adapter *sc, unsigned int viid) 4546{ 4547 int reg; 4548 4549 t4_write_reg(sc, A_PL_INDIR_CMD, V_PL_AUTOINC(1) | 4550 V_PL_VFID(G_FW_VIID_VIN(viid)) | 4551 V_PL_ADDR(VF_MPS_REG(A_MPS_VF_STAT_TX_VF_BCAST_BYTES_L))); 4552 for (reg = A_MPS_VF_STAT_TX_VF_BCAST_BYTES_L; 4553 reg <= A_MPS_VF_STAT_RX_VF_ERR_FRAMES_H; reg += 4) 4554 t4_write_reg(sc, A_PL_INDIR_DATA, 0); 4555} 4556 4557static void 4558vi_refresh_stats(struct adapter *sc, struct vi_info *vi) 4559{ 4560 struct ifnet *ifp = vi->ifp; 4561 struct sge_txq *txq; 4562 int i, drops; 4563 struct fw_vi_stats_vf *s = &vi->stats; 4564 struct timeval tv; 4565 const struct timeval interval = {0, 250000}; /* 250ms */ 4566 4567 if (!(vi->flags & VI_INIT_DONE)) 4568 return; 4569 4570 getmicrotime(&tv); 4571 timevalsub(&tv, &interval); 4572 if (timevalcmp(&tv, &vi->last_refreshed, <)) 4573 return; 4574 4575 mtx_lock(&sc->reg_lock); 4576 t4_get_vi_stats(sc, vi->viid, &vi->stats); 4577 4578 ifp->if_ipackets = s->rx_bcast_frames + s->rx_mcast_frames + 4579 s->rx_ucast_frames; 4580 ifp->if_ierrors = s->rx_err_frames; 4581 ifp->if_opackets = s->tx_bcast_frames + s->tx_mcast_frames + 4582 s->tx_ucast_frames + s->tx_offload_frames; 4583 ifp->if_oerrors = s->tx_drop_frames; 4584 ifp->if_ibytes = s->rx_bcast_bytes + s->rx_mcast_bytes + 4585 s->rx_ucast_bytes; 4586 ifp->if_obytes = s->tx_bcast_bytes + s->tx_mcast_bytes + 4587 s->tx_ucast_bytes + s->tx_offload_bytes; 4588 ifp->if_imcasts = s->rx_mcast_frames; 4589 ifp->if_omcasts = s->tx_mcast_frames; 4590 4591 drops = 0; 4592 for_each_txq(vi, i, txq) 4593 drops += counter_u64_fetch(txq->r->drops); 4594 ifp->if_snd.ifq_drops = drops; 4595 4596 getmicrotime(&vi->last_refreshed); 4597 mtx_unlock(&sc->reg_lock); 4598} 4599 4600static void 4601cxgbe_refresh_stats(struct adapter *sc, struct port_info *pi) 4602{ 4603 struct vi_info *vi = &pi->vi[0]; 4604 struct ifnet *ifp = vi->ifp; 4605 struct sge_txq *txq; 4606 int i, drops; 4607 struct port_stats *s = &pi->stats; 4608 struct timeval tv; 4609 const struct timeval interval = {0, 250000}; /* 250ms */ 4610 4611 getmicrotime(&tv); 4612 timevalsub(&tv, &interval); 4613 if (timevalcmp(&tv, &pi->last_refreshed, <)) 4614 return; 4615 4616 t4_get_port_stats(sc, pi->tx_chan, s); 4617 4618 ifp->if_opackets = s->tx_frames; 4619 ifp->if_ipackets = s->rx_frames; 4620 ifp->if_obytes = s->tx_octets; 4621 ifp->if_ibytes = s->rx_octets; 4622 ifp->if_omcasts = s->tx_mcast_frames; 4623 ifp->if_imcasts = s->rx_mcast_frames; 4624 ifp->if_iqdrops = s->rx_ovflow0 + s->rx_ovflow1 + s->rx_ovflow2 + 4625 s->rx_ovflow3 + s->rx_trunc0 + s->rx_trunc1 + s->rx_trunc2 + 4626 s->rx_trunc3; 4627 for (i = 0; i < sc->chip_params->nchan; i++) { 4628 if (pi->rx_chan_map & (1 << i)) { 4629 uint32_t v; 4630 4631 mtx_lock(&sc->reg_lock); 4632 t4_read_indirect(sc, A_TP_MIB_INDEX, A_TP_MIB_DATA, &v, 4633 1, A_TP_MIB_TNL_CNG_DROP_0 + i); 4634 mtx_unlock(&sc->reg_lock); 4635 ifp->if_iqdrops += v; 4636 } 4637 } 4638 4639 drops = s->tx_drop; 4640 for_each_txq(vi, i, txq) 4641 drops += counter_u64_fetch(txq->r->drops); 4642 ifp->if_snd.ifq_drops = drops; 4643 4644 ifp->if_oerrors = s->tx_error_frames; 4645 ifp->if_ierrors = s->rx_jabber + s->rx_runt + s->rx_too_long + 4646 s->rx_fcs_err + s->rx_len_err; 4647 4648 getmicrotime(&pi->last_refreshed); 4649} 4650 4651static void 4652cxgbe_tick(void *arg) 4653{ 4654 struct port_info *pi = arg; 4655 struct adapter *sc = pi->adapter; 4656 4657 PORT_LOCK_ASSERT_OWNED(pi); 4658 cxgbe_refresh_stats(sc, pi); 4659 4660 callout_schedule(&pi->tick, hz); 4661} 4662 4663void 4664vi_tick(void *arg) 4665{ 4666 struct vi_info *vi = arg; 4667 struct adapter *sc = vi->pi->adapter; 4668 4669 vi_refresh_stats(sc, vi); 4670 4671 callout_schedule(&vi->tick, hz); 4672} 4673 4674static void 4675cxgbe_vlan_config(void *arg, struct ifnet *ifp, uint16_t vid) 4676{ 4677 struct ifnet *vlan; 4678 4679 if (arg != ifp || ifp->if_type != IFT_ETHER) 4680 return; 4681 4682 vlan = VLAN_DEVAT(ifp, vid); 4683 VLAN_SETCOOKIE(vlan, ifp); 4684} 4685 4686/* 4687 * Should match fw_caps_config_<foo> enums in t4fw_interface.h 4688 */ 4689static char *caps_decoder[] = { 4690 "\20\001IPMI\002NCSI", /* 0: NBM */ 4691 "\20\001PPP\002QFC\003DCBX", /* 1: link */ 4692 "\20\001INGRESS\002EGRESS", /* 2: switch */ 4693 "\20\001NIC\002VM\003IDS\004UM\005UM_ISGL" /* 3: NIC */ 4694 "\006HASHFILTER\007ETHOFLD", 4695 "\20\001TOE", /* 4: TOE */ 4696 "\20\001RDDP\002RDMAC", /* 5: RDMA */ 4697 "\20\001INITIATOR_PDU\002TARGET_PDU" /* 6: iSCSI */ 4698 "\003INITIATOR_CNXOFLD\004TARGET_CNXOFLD" 4699 "\005INITIATOR_SSNOFLD\006TARGET_SSNOFLD" 4700 "\007T10DIF" 4701 "\010INITIATOR_CMDOFLD\011TARGET_CMDOFLD", 4702 "\20\001LOOKASIDE\002TLSKEYS", /* 7: Crypto */ 4703 "\20\001INITIATOR\002TARGET\003CTRL_OFLD" /* 8: FCoE */ 4704 "\004PO_INITIATOR\005PO_TARGET", 4705}; 4706 4707void 4708t4_sysctls(struct adapter *sc) 4709{ 4710 struct sysctl_ctx_list *ctx; 4711 struct sysctl_oid *oid; 4712 struct sysctl_oid_list *children, *c0; 4713 static char *doorbells = {"\20\1UDB\2WCWR\3UDBWC\4KDB"}; 4714 4715 ctx = device_get_sysctl_ctx(sc->dev); 4716 4717 /* 4718 * dev.t4nex.X. 4719 */ 4720 oid = device_get_sysctl_tree(sc->dev); 4721 c0 = children = SYSCTL_CHILDREN(oid); 4722 4723 sc->sc_do_rxcopy = 1; 4724 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "do_rx_copy", CTLFLAG_RW, 4725 &sc->sc_do_rxcopy, 1, "Do RX copy of small frames"); 4726 4727 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "nports", CTLFLAG_RD, NULL, 4728 sc->params.nports, "# of ports"); 4729 4730 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "doorbells", 4731 CTLTYPE_STRING | CTLFLAG_RD, doorbells, sc->doorbells, 4732 sysctl_bitfield, "A", "available doorbells"); 4733 4734 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "core_clock", CTLFLAG_RD, NULL, 4735 sc->params.vpd.cclk, "core clock frequency (in KHz)"); 4736 4737 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "holdoff_timers", 4738 CTLTYPE_STRING | CTLFLAG_RD, sc->params.sge.timer_val, 4739 sizeof(sc->params.sge.timer_val), sysctl_int_array, "A", 4740 "interrupt holdoff timer values (us)"); 4741 4742 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "holdoff_pkt_counts", 4743 CTLTYPE_STRING | CTLFLAG_RD, sc->params.sge.counter_val, 4744 sizeof(sc->params.sge.counter_val), sysctl_int_array, "A", 4745 "interrupt holdoff packet counter values"); 4746 4747 t4_sge_sysctls(sc, ctx, children); 4748 4749 sc->lro_timeout = 100; 4750 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "lro_timeout", CTLFLAG_RW, 4751 &sc->lro_timeout, 0, "lro inactive-flush timeout (in us)"); 4752 4753 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "dflags", CTLFLAG_RW, 4754 &sc->debug_flags, 0, "flags to enable runtime debugging"); 4755 4756 SYSCTL_ADD_STRING(ctx, children, OID_AUTO, "tp_version", 4757 CTLFLAG_RD, sc->tp_version, 0, "TP microcode version"); 4758 4759 SYSCTL_ADD_STRING(ctx, children, OID_AUTO, "firmware_version", 4760 CTLFLAG_RD, sc->fw_version, 0, "firmware version"); 4761 4762 if (sc->flags & IS_VF) 4763 return; 4764 4765 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "hw_revision", CTLFLAG_RD, 4766 NULL, chip_rev(sc), "chip hardware revision"); 4767 4768 SYSCTL_ADD_STRING(ctx, children, OID_AUTO, "sn", 4769 CTLFLAG_RD, sc->params.vpd.sn, 0, "serial number"); 4770 4771 SYSCTL_ADD_STRING(ctx, children, OID_AUTO, "pn", 4772 CTLFLAG_RD, sc->params.vpd.pn, 0, "part number"); 4773 4774 SYSCTL_ADD_STRING(ctx, children, OID_AUTO, "ec", 4775 CTLFLAG_RD, sc->params.vpd.ec, 0, "engineering change"); 4776 4777 SYSCTL_ADD_STRING(ctx, children, OID_AUTO, "na", 4778 CTLFLAG_RD, sc->params.vpd.na, 0, "network address"); 4779 4780 SYSCTL_ADD_STRING(ctx, children, OID_AUTO, "er_version", CTLFLAG_RD, 4781 sc->er_version, 0, "expansion ROM version"); 4782 4783 SYSCTL_ADD_STRING(ctx, children, OID_AUTO, "bs_version", CTLFLAG_RD, 4784 sc->bs_version, 0, "bootstrap firmware version"); 4785 4786 SYSCTL_ADD_UINT(ctx, children, OID_AUTO, "scfg_version", CTLFLAG_RD, 4787 NULL, sc->params.scfg_vers, "serial config version"); 4788 4789 SYSCTL_ADD_UINT(ctx, children, OID_AUTO, "vpd_version", CTLFLAG_RD, 4790 NULL, sc->params.vpd_vers, "VPD version"); 4791 4792 SYSCTL_ADD_STRING(ctx, children, OID_AUTO, "cf", 4793 CTLFLAG_RD, sc->cfg_file, 0, "configuration file"); 4794 4795 SYSCTL_ADD_UINT(ctx, children, OID_AUTO, "cfcsum", CTLFLAG_RD, NULL, 4796 sc->cfcsum, "config file checksum"); 4797 4798#define SYSCTL_CAP(name, n, text) \ 4799 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, #name, \ 4800 CTLTYPE_STRING | CTLFLAG_RD, caps_decoder[n], sc->name, \ 4801 sysctl_bitfield, "A", "available " text " capabilities") 4802 4803 SYSCTL_CAP(nbmcaps, 0, "NBM"); 4804 SYSCTL_CAP(linkcaps, 1, "link"); 4805 SYSCTL_CAP(switchcaps, 2, "switch"); 4806 SYSCTL_CAP(niccaps, 3, "NIC"); 4807 SYSCTL_CAP(toecaps, 4, "TCP offload"); 4808 SYSCTL_CAP(rdmacaps, 5, "RDMA"); 4809 SYSCTL_CAP(iscsicaps, 6, "iSCSI"); 4810 SYSCTL_CAP(cryptocaps, 7, "crypto"); 4811 SYSCTL_CAP(fcoecaps, 8, "FCoE"); 4812#undef SYSCTL_CAP 4813 4814 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "nfilters", CTLFLAG_RD, 4815 NULL, sc->tids.nftids, "number of filters"); 4816 4817 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "temperature", CTLTYPE_INT | 4818 CTLFLAG_RD, sc, 0, sysctl_temperature, "I", 4819 "chip temperature (in Celsius)"); 4820 4821#ifdef SBUF_DRAIN 4822 /* 4823 * dev.t4nex.X.misc. Marked CTLFLAG_SKIP to avoid information overload. 4824 */ 4825 oid = SYSCTL_ADD_NODE(ctx, c0, OID_AUTO, "misc", 4826 CTLFLAG_RD | CTLFLAG_SKIP, NULL, 4827 "logs and miscellaneous information"); 4828 children = SYSCTL_CHILDREN(oid); 4829 4830 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cctrl", 4831 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4832 sysctl_cctrl, "A", "congestion control"); 4833 4834 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_ibq_tp0", 4835 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4836 sysctl_cim_ibq_obq, "A", "CIM IBQ 0 (TP0)"); 4837 4838 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_ibq_tp1", 4839 CTLTYPE_STRING | CTLFLAG_RD, sc, 1, 4840 sysctl_cim_ibq_obq, "A", "CIM IBQ 1 (TP1)"); 4841 4842 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_ibq_ulp", 4843 CTLTYPE_STRING | CTLFLAG_RD, sc, 2, 4844 sysctl_cim_ibq_obq, "A", "CIM IBQ 2 (ULP)"); 4845 4846 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_ibq_sge0", 4847 CTLTYPE_STRING | CTLFLAG_RD, sc, 3, 4848 sysctl_cim_ibq_obq, "A", "CIM IBQ 3 (SGE0)"); 4849 4850 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_ibq_sge1", 4851 CTLTYPE_STRING | CTLFLAG_RD, sc, 4, 4852 sysctl_cim_ibq_obq, "A", "CIM IBQ 4 (SGE1)"); 4853 4854 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_ibq_ncsi", 4855 CTLTYPE_STRING | CTLFLAG_RD, sc, 5, 4856 sysctl_cim_ibq_obq, "A", "CIM IBQ 5 (NCSI)"); 4857 4858 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_la", 4859 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4860 chip_id(sc) <= CHELSIO_T5 ? sysctl_cim_la : sysctl_cim_la_t6, 4861 "A", "CIM logic analyzer"); 4862 4863 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_ma_la", 4864 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4865 sysctl_cim_ma_la, "A", "CIM MA logic analyzer"); 4866 4867 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_obq_ulp0", 4868 CTLTYPE_STRING | CTLFLAG_RD, sc, 0 + CIM_NUM_IBQ, 4869 sysctl_cim_ibq_obq, "A", "CIM OBQ 0 (ULP0)"); 4870 4871 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_obq_ulp1", 4872 CTLTYPE_STRING | CTLFLAG_RD, sc, 1 + CIM_NUM_IBQ, 4873 sysctl_cim_ibq_obq, "A", "CIM OBQ 1 (ULP1)"); 4874 4875 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_obq_ulp2", 4876 CTLTYPE_STRING | CTLFLAG_RD, sc, 2 + CIM_NUM_IBQ, 4877 sysctl_cim_ibq_obq, "A", "CIM OBQ 2 (ULP2)"); 4878 4879 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_obq_ulp3", 4880 CTLTYPE_STRING | CTLFLAG_RD, sc, 3 + CIM_NUM_IBQ, 4881 sysctl_cim_ibq_obq, "A", "CIM OBQ 3 (ULP3)"); 4882 4883 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_obq_sge", 4884 CTLTYPE_STRING | CTLFLAG_RD, sc, 4 + CIM_NUM_IBQ, 4885 sysctl_cim_ibq_obq, "A", "CIM OBQ 4 (SGE)"); 4886 4887 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_obq_ncsi", 4888 CTLTYPE_STRING | CTLFLAG_RD, sc, 5 + CIM_NUM_IBQ, 4889 sysctl_cim_ibq_obq, "A", "CIM OBQ 5 (NCSI)"); 4890 4891 if (chip_id(sc) > CHELSIO_T4) { 4892 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_obq_sge0_rx", 4893 CTLTYPE_STRING | CTLFLAG_RD, sc, 6 + CIM_NUM_IBQ, 4894 sysctl_cim_ibq_obq, "A", "CIM OBQ 6 (SGE0-RX)"); 4895 4896 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_obq_sge1_rx", 4897 CTLTYPE_STRING | CTLFLAG_RD, sc, 7 + CIM_NUM_IBQ, 4898 sysctl_cim_ibq_obq, "A", "CIM OBQ 7 (SGE1-RX)"); 4899 } 4900 4901 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_pif_la", 4902 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4903 sysctl_cim_pif_la, "A", "CIM PIF logic analyzer"); 4904 4905 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cim_qcfg", 4906 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4907 sysctl_cim_qcfg, "A", "CIM queue configuration"); 4908 4909 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "cpl_stats", 4910 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4911 sysctl_cpl_stats, "A", "CPL statistics"); 4912 4913 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "ddp_stats", 4914 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4915 sysctl_ddp_stats, "A", "non-TCP DDP statistics"); 4916 4917 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "devlog", 4918 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4919 sysctl_devlog, "A", "firmware's device log"); 4920 4921 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "fcoe_stats", 4922 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4923 sysctl_fcoe_stats, "A", "FCoE statistics"); 4924 4925 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "hw_sched", 4926 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4927 sysctl_hw_sched, "A", "hardware scheduler "); 4928 4929 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "l2t", 4930 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4931 sysctl_l2t, "A", "hardware L2 table"); 4932 4933 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "lb_stats", 4934 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4935 sysctl_lb_stats, "A", "loopback statistics"); 4936 4937 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "meminfo", 4938 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4939 sysctl_meminfo, "A", "memory regions"); 4940 4941 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "mps_tcam", 4942 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4943 chip_id(sc) <= CHELSIO_T5 ? sysctl_mps_tcam : sysctl_mps_tcam_t6, 4944 "A", "MPS TCAM entries"); 4945 4946 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "path_mtus", 4947 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4948 sysctl_path_mtus, "A", "path MTUs"); 4949 4950 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "pm_stats", 4951 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4952 sysctl_pm_stats, "A", "PM statistics"); 4953 4954 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "rdma_stats", 4955 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4956 sysctl_rdma_stats, "A", "RDMA statistics"); 4957 4958 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "tcp_stats", 4959 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4960 sysctl_tcp_stats, "A", "TCP statistics"); 4961 4962 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "tids", 4963 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4964 sysctl_tids, "A", "TID information"); 4965 4966 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "tp_err_stats", 4967 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4968 sysctl_tp_err_stats, "A", "TP error statistics"); 4969 4970 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "tp_la_mask", 4971 CTLTYPE_INT | CTLFLAG_RW, sc, 0, sysctl_tp_la_mask, "I", 4972 "TP logic analyzer event capture mask"); 4973 4974 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "tp_la", 4975 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4976 sysctl_tp_la, "A", "TP logic analyzer"); 4977 4978 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "tx_rate", 4979 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4980 sysctl_tx_rate, "A", "Tx rate"); 4981 4982 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "ulprx_la", 4983 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4984 sysctl_ulprx_la, "A", "ULPRX logic analyzer"); 4985 4986 if (chip_id(sc) >= CHELSIO_T5) { 4987 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "wcwr_stats", 4988 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, 4989 sysctl_wcwr_stats, "A", "write combined work requests"); 4990 } 4991#endif 4992 4993#ifdef TCP_OFFLOAD 4994 if (is_offload(sc)) { 4995 /* 4996 * dev.t4nex.X.toe. 4997 */ 4998 oid = SYSCTL_ADD_NODE(ctx, c0, OID_AUTO, "toe", CTLFLAG_RD, 4999 NULL, "TOE parameters"); 5000 children = SYSCTL_CHILDREN(oid); 5001 5002 sc->tt.sndbuf = 256 * 1024; 5003 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "sndbuf", CTLFLAG_RW, 5004 &sc->tt.sndbuf, 0, "max hardware send buffer size"); 5005 5006 sc->tt.ddp = 0; 5007 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "ddp", CTLFLAG_RW, 5008 &sc->tt.ddp, 0, "DDP allowed"); 5009 5010 sc->tt.indsz = G_INDICATESIZE(t4_read_reg(sc, A_TP_PARA_REG5)); 5011 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "indsz", CTLFLAG_RW, 5012 &sc->tt.indsz, 0, "DDP max indicate size allowed"); 5013 5014 sc->tt.ddp_thres = 5015 G_RXCOALESCESIZE(t4_read_reg(sc, A_TP_PARA_REG2)); 5016 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "ddp_thres", CTLFLAG_RW, 5017 &sc->tt.ddp_thres, 0, "DDP threshold"); 5018 5019 sc->tt.rx_coalesce = 1; 5020 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "rx_coalesce", 5021 CTLFLAG_RW, &sc->tt.rx_coalesce, 0, "receive coalescing"); 5022 5023 sc->tt.tx_align = 1; 5024 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "tx_align", 5025 CTLFLAG_RW, &sc->tt.tx_align, 0, "chop and align payload"); 5026 5027 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "timer_tick", 5028 CTLTYPE_STRING | CTLFLAG_RD, sc, 0, sysctl_tp_tick, "A", 5029 "TP timer tick (us)"); 5030 5031 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "timestamp_tick", 5032 CTLTYPE_STRING | CTLFLAG_RD, sc, 1, sysctl_tp_tick, "A", 5033 "TCP timestamp tick (us)"); 5034 5035 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "dack_tick", 5036 CTLTYPE_STRING | CTLFLAG_RD, sc, 2, sysctl_tp_tick, "A", 5037 "DACK tick (us)"); 5038 5039 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "dack_timer", 5040 CTLTYPE_UINT | CTLFLAG_RD, sc, 0, sysctl_tp_dack_timer, 5041 "IU", "DACK timer (us)"); 5042 5043 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "rexmt_min", 5044 CTLTYPE_ULONG | CTLFLAG_RD, sc, A_TP_RXT_MIN, 5045 sysctl_tp_timer, "LU", "Retransmit min (us)"); 5046 5047 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "rexmt_max", 5048 CTLTYPE_ULONG | CTLFLAG_RD, sc, A_TP_RXT_MAX, 5049 sysctl_tp_timer, "LU", "Retransmit max (us)"); 5050 5051 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "persist_min", 5052 CTLTYPE_ULONG | CTLFLAG_RD, sc, A_TP_PERS_MIN, 5053 sysctl_tp_timer, "LU", "Persist timer min (us)"); 5054 5055 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "persist_max", 5056 CTLTYPE_ULONG | CTLFLAG_RD, sc, A_TP_PERS_MAX, 5057 sysctl_tp_timer, "LU", "Persist timer max (us)"); 5058 5059 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "keepalive_idle", 5060 CTLTYPE_ULONG | CTLFLAG_RD, sc, A_TP_KEEP_IDLE, 5061 sysctl_tp_timer, "LU", "Keepidle idle timer (us)"); 5062 5063 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "keepalive_intvl", 5064 CTLTYPE_ULONG | CTLFLAG_RD, sc, A_TP_KEEP_INTVL, 5065 sysctl_tp_timer, "LU", "Keepidle interval (us)"); 5066 5067 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "initial_srtt", 5068 CTLTYPE_ULONG | CTLFLAG_RD, sc, A_TP_INIT_SRTT, 5069 sysctl_tp_timer, "LU", "Initial SRTT (us)"); 5070 5071 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "finwait2_timer", 5072 CTLTYPE_ULONG | CTLFLAG_RD, sc, A_TP_FINWAIT2_TIMER, 5073 sysctl_tp_timer, "LU", "FINWAIT2 timer (us)"); 5074 } 5075#endif 5076} 5077 5078void 5079vi_sysctls(struct vi_info *vi) 5080{ 5081 struct sysctl_ctx_list *ctx; 5082 struct sysctl_oid *oid; 5083 struct sysctl_oid_list *children; 5084 5085 ctx = device_get_sysctl_ctx(vi->dev); 5086 5087 /* 5088 * dev.v?(cxgbe|cxl).X. 5089 */ 5090 oid = device_get_sysctl_tree(vi->dev); 5091 children = SYSCTL_CHILDREN(oid); 5092 5093 SYSCTL_ADD_UINT(ctx, children, OID_AUTO, "viid", CTLFLAG_RD, NULL, 5094 vi->viid, "VI identifer"); 5095 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "nrxq", CTLFLAG_RD, 5096 &vi->nrxq, 0, "# of rx queues"); 5097 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "ntxq", CTLFLAG_RD, 5098 &vi->ntxq, 0, "# of tx queues"); 5099 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "first_rxq", CTLFLAG_RD, 5100 &vi->first_rxq, 0, "index of first rx queue"); 5101 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "first_txq", CTLFLAG_RD, 5102 &vi->first_txq, 0, "index of first tx queue"); 5103 SYSCTL_ADD_UINT(ctx, children, OID_AUTO, "rss_size", CTLFLAG_RD, NULL, 5104 vi->rss_size, "size of RSS indirection table"); 5105 5106 if (IS_MAIN_VI(vi)) { 5107 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "rsrv_noflowq", 5108 CTLTYPE_INT | CTLFLAG_RW, vi, 0, sysctl_noflowq, "IU", 5109 "Reserve queue 0 for non-flowid packets"); 5110 } 5111 5112#ifdef TCP_OFFLOAD 5113 if (vi->nofldrxq != 0) { 5114 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "nofldrxq", CTLFLAG_RD, 5115 &vi->nofldrxq, 0, 5116 "# of rx queues for offloaded TCP connections"); 5117 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "nofldtxq", CTLFLAG_RD, 5118 &vi->nofldtxq, 0, 5119 "# of tx queues for offloaded TCP connections"); 5120 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "first_ofld_rxq", 5121 CTLFLAG_RD, &vi->first_ofld_rxq, 0, 5122 "index of first TOE rx queue"); 5123 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "first_ofld_txq", 5124 CTLFLAG_RD, &vi->first_ofld_txq, 0, 5125 "index of first TOE tx queue"); 5126 } 5127#endif 5128#ifdef DEV_NETMAP 5129 if (vi->nnmrxq != 0) { 5130 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "nnmrxq", CTLFLAG_RD, 5131 &vi->nnmrxq, 0, "# of netmap rx queues"); 5132 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "nnmtxq", CTLFLAG_RD, 5133 &vi->nnmtxq, 0, "# of netmap tx queues"); 5134 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "first_nm_rxq", 5135 CTLFLAG_RD, &vi->first_nm_rxq, 0, 5136 "index of first netmap rx queue"); 5137 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "first_nm_txq", 5138 CTLFLAG_RD, &vi->first_nm_txq, 0, 5139 "index of first netmap tx queue"); 5140 } 5141#endif 5142 5143 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "holdoff_tmr_idx", 5144 CTLTYPE_INT | CTLFLAG_RW, vi, 0, sysctl_holdoff_tmr_idx, "I", 5145 "holdoff timer index"); 5146 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "holdoff_pktc_idx", 5147 CTLTYPE_INT | CTLFLAG_RW, vi, 0, sysctl_holdoff_pktc_idx, "I", 5148 "holdoff packet counter index"); 5149 5150 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "qsize_rxq", 5151 CTLTYPE_INT | CTLFLAG_RW, vi, 0, sysctl_qsize_rxq, "I", 5152 "rx queue size"); 5153 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "qsize_txq", 5154 CTLTYPE_INT | CTLFLAG_RW, vi, 0, sysctl_qsize_txq, "I", 5155 "tx queue size"); 5156} 5157 5158static void 5159cxgbe_sysctls(struct port_info *pi) 5160{ 5161 struct sysctl_ctx_list *ctx; 5162 struct sysctl_oid *oid; 5163 struct sysctl_oid_list *children, *children2; 5164 struct adapter *sc = pi->adapter; 5165 int i; 5166 char name[16]; 5167 5168 ctx = device_get_sysctl_ctx(pi->dev); 5169 5170 /* 5171 * dev.cxgbe.X. 5172 */ 5173 oid = device_get_sysctl_tree(pi->dev); 5174 children = SYSCTL_CHILDREN(oid); 5175 5176 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "linkdnrc", CTLTYPE_STRING | 5177 CTLFLAG_RD, pi, 0, sysctl_linkdnrc, "A", "reason why link is down"); 5178 if (pi->port_type == FW_PORT_TYPE_BT_XAUI) { 5179 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "temperature", 5180 CTLTYPE_INT | CTLFLAG_RD, pi, 0, sysctl_btphy, "I", 5181 "PHY temperature (in Celsius)"); 5182 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "fw_version", 5183 CTLTYPE_INT | CTLFLAG_RD, pi, 1, sysctl_btphy, "I", 5184 "PHY firmware version"); 5185 } 5186 5187 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "pause_settings", 5188 CTLTYPE_STRING | CTLFLAG_RW, pi, 0, sysctl_pause_settings, "A", 5189 "PAUSE settings (bit 0 = rx_pause, bit 1 = tx_pause)"); 5190 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "fec", 5191 CTLTYPE_STRING | CTLFLAG_RW, pi, 0, sysctl_fec, "A", 5192 "Forward Error Correction (bit 0 = RS, bit 1 = BASER_RS)"); 5193 SYSCTL_ADD_PROC(ctx, children, OID_AUTO, "autoneg", 5194 CTLTYPE_INT | CTLFLAG_RW, pi, 0, sysctl_autoneg, "I", 5195 "autonegotiation (-1 = not supported)"); 5196 5197 SYSCTL_ADD_INT(ctx, children, OID_AUTO, "max_speed", CTLFLAG_RD, NULL, 5198 port_top_speed(pi), "max speed (in Gbps)"); 5199 5200 if (sc->flags & IS_VF) 5201 return; 5202 5203 /* 5204 * dev.(cxgbe|cxl).X.tc. 5205 */ 5206 oid = SYSCTL_ADD_NODE(ctx, children, OID_AUTO, "tc", CTLFLAG_RD, NULL, 5207 "Tx scheduler traffic classes"); 5208 for (i = 0; i < sc->chip_params->nsched_cls; i++) { 5209 struct tx_sched_class *tc = &pi->tc[i]; 5210 5211 snprintf(name, sizeof(name), "%d", i); 5212 children2 = SYSCTL_CHILDREN(SYSCTL_ADD_NODE(ctx, 5213 SYSCTL_CHILDREN(oid), OID_AUTO, name, CTLFLAG_RD, NULL, 5214 "traffic class")); 5215 SYSCTL_ADD_UINT(ctx, children2, OID_AUTO, "flags", CTLFLAG_RD, 5216 &tc->flags, 0, "flags"); 5217 SYSCTL_ADD_UINT(ctx, children2, OID_AUTO, "refcount", 5218 CTLFLAG_RD, &tc->refcount, 0, "references to this class"); 5219#ifdef SBUF_DRAIN 5220 SYSCTL_ADD_PROC(ctx, children2, OID_AUTO, "params", 5221 CTLTYPE_STRING | CTLFLAG_RD, sc, (pi->port_id << 16) | i, 5222 sysctl_tc_params, "A", "traffic class parameters"); 5223#endif 5224 } 5225 5226 /* 5227 * dev.cxgbe.X.stats. 5228 */ 5229 oid = SYSCTL_ADD_NODE(ctx, children, OID_AUTO, "stats", CTLFLAG_RD, 5230 NULL, "port statistics"); 5231 children = SYSCTL_CHILDREN(oid); 5232 SYSCTL_ADD_UINT(ctx, children, OID_AUTO, "tx_parse_error", CTLFLAG_RD, 5233 &pi->tx_parse_error, 0, 5234 "# of tx packets with invalid length or # of segments"); 5235 5236#define SYSCTL_ADD_T4_REG64(pi, name, desc, reg) \ 5237 SYSCTL_ADD_OID(ctx, children, OID_AUTO, name, \ 5238 CTLTYPE_U64 | CTLFLAG_RD, sc, reg, \ 5239 sysctl_handle_t4_reg64, "QU", desc) 5240 5241 SYSCTL_ADD_T4_REG64(pi, "tx_octets", "# of octets in good frames", 5242 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_BYTES_L)); 5243 SYSCTL_ADD_T4_REG64(pi, "tx_frames", "total # of good frames", 5244 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_FRAMES_L)); 5245 SYSCTL_ADD_T4_REG64(pi, "tx_bcast_frames", "# of broadcast frames", 5246 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_BCAST_L)); 5247 SYSCTL_ADD_T4_REG64(pi, "tx_mcast_frames", "# of multicast frames", 5248 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_MCAST_L)); 5249 SYSCTL_ADD_T4_REG64(pi, "tx_ucast_frames", "# of unicast frames", 5250 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_UCAST_L)); 5251 SYSCTL_ADD_T4_REG64(pi, "tx_error_frames", "# of error frames", 5252 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_ERROR_L)); 5253 SYSCTL_ADD_T4_REG64(pi, "tx_frames_64", 5254 "# of tx frames in this range", 5255 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_64B_L)); 5256 SYSCTL_ADD_T4_REG64(pi, "tx_frames_65_127", 5257 "# of tx frames in this range", 5258 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_65B_127B_L)); 5259 SYSCTL_ADD_T4_REG64(pi, "tx_frames_128_255", 5260 "# of tx frames in this range", 5261 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_128B_255B_L)); 5262 SYSCTL_ADD_T4_REG64(pi, "tx_frames_256_511", 5263 "# of tx frames in this range", 5264 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_256B_511B_L)); 5265 SYSCTL_ADD_T4_REG64(pi, "tx_frames_512_1023", 5266 "# of tx frames in this range", 5267 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_512B_1023B_L)); 5268 SYSCTL_ADD_T4_REG64(pi, "tx_frames_1024_1518", 5269 "# of tx frames in this range", 5270 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_1024B_1518B_L)); 5271 SYSCTL_ADD_T4_REG64(pi, "tx_frames_1519_max", 5272 "# of tx frames in this range", 5273 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_1519B_MAX_L)); 5274 SYSCTL_ADD_T4_REG64(pi, "tx_drop", "# of dropped tx frames", 5275 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_DROP_L)); 5276 SYSCTL_ADD_T4_REG64(pi, "tx_pause", "# of pause frames transmitted", 5277 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_PAUSE_L)); 5278 SYSCTL_ADD_T4_REG64(pi, "tx_ppp0", "# of PPP prio 0 frames transmitted", 5279 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_PPP0_L)); 5280 SYSCTL_ADD_T4_REG64(pi, "tx_ppp1", "# of PPP prio 1 frames transmitted", 5281 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_PPP1_L)); 5282 SYSCTL_ADD_T4_REG64(pi, "tx_ppp2", "# of PPP prio 2 frames transmitted", 5283 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_PPP2_L)); 5284 SYSCTL_ADD_T4_REG64(pi, "tx_ppp3", "# of PPP prio 3 frames transmitted", 5285 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_PPP3_L)); 5286 SYSCTL_ADD_T4_REG64(pi, "tx_ppp4", "# of PPP prio 4 frames transmitted", 5287 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_PPP4_L)); 5288 SYSCTL_ADD_T4_REG64(pi, "tx_ppp5", "# of PPP prio 5 frames transmitted", 5289 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_PPP5_L)); 5290 SYSCTL_ADD_T4_REG64(pi, "tx_ppp6", "# of PPP prio 6 frames transmitted", 5291 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_PPP6_L)); 5292 SYSCTL_ADD_T4_REG64(pi, "tx_ppp7", "# of PPP prio 7 frames transmitted", 5293 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_TX_PORT_PPP7_L)); 5294 5295 SYSCTL_ADD_T4_REG64(pi, "rx_octets", "# of octets in good frames", 5296 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_BYTES_L)); 5297 SYSCTL_ADD_T4_REG64(pi, "rx_frames", "total # of good frames", 5298 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_FRAMES_L)); 5299 SYSCTL_ADD_T4_REG64(pi, "rx_bcast_frames", "# of broadcast frames", 5300 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_BCAST_L)); 5301 SYSCTL_ADD_T4_REG64(pi, "rx_mcast_frames", "# of multicast frames", 5302 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_MCAST_L)); 5303 SYSCTL_ADD_T4_REG64(pi, "rx_ucast_frames", "# of unicast frames", 5304 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_UCAST_L)); 5305 SYSCTL_ADD_T4_REG64(pi, "rx_too_long", "# of frames exceeding MTU", 5306 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_MTU_ERROR_L)); 5307 SYSCTL_ADD_T4_REG64(pi, "rx_jabber", "# of jabber frames", 5308 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_MTU_CRC_ERROR_L)); 5309 SYSCTL_ADD_T4_REG64(pi, "rx_fcs_err", 5310 "# of frames received with bad FCS", 5311 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_CRC_ERROR_L)); 5312 SYSCTL_ADD_T4_REG64(pi, "rx_len_err", 5313 "# of frames received with length error", 5314 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_LEN_ERROR_L)); 5315 SYSCTL_ADD_T4_REG64(pi, "rx_symbol_err", "symbol errors", 5316 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_SYM_ERROR_L)); 5317 SYSCTL_ADD_T4_REG64(pi, "rx_runt", "# of short frames received", 5318 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_LESS_64B_L)); 5319 SYSCTL_ADD_T4_REG64(pi, "rx_frames_64", 5320 "# of rx frames in this range", 5321 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_64B_L)); 5322 SYSCTL_ADD_T4_REG64(pi, "rx_frames_65_127", 5323 "# of rx frames in this range", 5324 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_65B_127B_L)); 5325 SYSCTL_ADD_T4_REG64(pi, "rx_frames_128_255", 5326 "# of rx frames in this range", 5327 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_128B_255B_L)); 5328 SYSCTL_ADD_T4_REG64(pi, "rx_frames_256_511", 5329 "# of rx frames in this range", 5330 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_256B_511B_L)); 5331 SYSCTL_ADD_T4_REG64(pi, "rx_frames_512_1023", 5332 "# of rx frames in this range", 5333 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_512B_1023B_L)); 5334 SYSCTL_ADD_T4_REG64(pi, "rx_frames_1024_1518", 5335 "# of rx frames in this range", 5336 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_1024B_1518B_L)); 5337 SYSCTL_ADD_T4_REG64(pi, "rx_frames_1519_max", 5338 "# of rx frames in this range", 5339 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_1519B_MAX_L)); 5340 SYSCTL_ADD_T4_REG64(pi, "rx_pause", "# of pause frames received", 5341 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_PAUSE_L)); 5342 SYSCTL_ADD_T4_REG64(pi, "rx_ppp0", "# of PPP prio 0 frames received", 5343 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_PPP0_L)); 5344 SYSCTL_ADD_T4_REG64(pi, "rx_ppp1", "# of PPP prio 1 frames received", 5345 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_PPP1_L)); 5346 SYSCTL_ADD_T4_REG64(pi, "rx_ppp2", "# of PPP prio 2 frames received", 5347 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_PPP2_L)); 5348 SYSCTL_ADD_T4_REG64(pi, "rx_ppp3", "# of PPP prio 3 frames received", 5349 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_PPP3_L)); 5350 SYSCTL_ADD_T4_REG64(pi, "rx_ppp4", "# of PPP prio 4 frames received", 5351 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_PPP4_L)); 5352 SYSCTL_ADD_T4_REG64(pi, "rx_ppp5", "# of PPP prio 5 frames received", 5353 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_PPP5_L)); 5354 SYSCTL_ADD_T4_REG64(pi, "rx_ppp6", "# of PPP prio 6 frames received", 5355 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_PPP6_L)); 5356 SYSCTL_ADD_T4_REG64(pi, "rx_ppp7", "# of PPP prio 7 frames received", 5357 PORT_REG(pi->tx_chan, A_MPS_PORT_STAT_RX_PORT_PPP7_L)); 5358 5359#undef SYSCTL_ADD_T4_REG64 5360 5361#define SYSCTL_ADD_T4_PORTSTAT(name, desc) \ 5362 SYSCTL_ADD_UQUAD(ctx, children, OID_AUTO, #name, CTLFLAG_RD, \ 5363 &pi->stats.name, desc) 5364 5365 /* We get these from port_stats and they may be stale by upto 1s */ 5366 SYSCTL_ADD_T4_PORTSTAT(rx_ovflow0, 5367 "# drops due to buffer-group 0 overflows"); 5368 SYSCTL_ADD_T4_PORTSTAT(rx_ovflow1, 5369 "# drops due to buffer-group 1 overflows"); 5370 SYSCTL_ADD_T4_PORTSTAT(rx_ovflow2, 5371 "# drops due to buffer-group 2 overflows"); 5372 SYSCTL_ADD_T4_PORTSTAT(rx_ovflow3, 5373 "# drops due to buffer-group 3 overflows"); 5374 SYSCTL_ADD_T4_PORTSTAT(rx_trunc0, 5375 "# of buffer-group 0 truncated packets"); 5376 SYSCTL_ADD_T4_PORTSTAT(rx_trunc1, 5377 "# of buffer-group 1 truncated packets"); 5378 SYSCTL_ADD_T4_PORTSTAT(rx_trunc2, 5379 "# of buffer-group 2 truncated packets"); 5380 SYSCTL_ADD_T4_PORTSTAT(rx_trunc3, 5381 "# of buffer-group 3 truncated packets"); 5382 5383#undef SYSCTL_ADD_T4_PORTSTAT 5384} 5385 5386static int 5387sysctl_int_array(SYSCTL_HANDLER_ARGS) 5388{ 5389 int rc, *i, space = 0; 5390 struct sbuf sb; 5391 5392 sbuf_new(&sb, NULL, 32, SBUF_AUTOEXTEND); 5393 for (i = arg1; arg2; arg2 -= sizeof(int), i++) { 5394 if (space) 5395 sbuf_printf(&sb, " "); 5396 sbuf_printf(&sb, "%d", *i); 5397 space = 1; 5398 } 5399 sbuf_finish(&sb); 5400 rc = sysctl_handle_string(oidp, sbuf_data(&sb), sbuf_len(&sb), req); 5401 sbuf_delete(&sb); 5402 return (rc); 5403} 5404 5405static int 5406sysctl_bitfield(SYSCTL_HANDLER_ARGS) 5407{ 5408 int rc; 5409 struct sbuf *sb; 5410 5411 rc = sysctl_wire_old_buffer(req, 0); 5412 if (rc != 0) 5413 return(rc); 5414 5415 sb = sbuf_new_for_sysctl(NULL, NULL, 128, req); 5416 if (sb == NULL) 5417 return (ENOMEM); 5418 5419 sbuf_printf(sb, "%b", (int)arg2, (char *)arg1); 5420 rc = sbuf_finish(sb); 5421 sbuf_delete(sb); 5422 5423 return (rc); 5424} 5425 5426static int 5427sysctl_btphy(SYSCTL_HANDLER_ARGS) 5428{ 5429 struct port_info *pi = arg1; 5430 int op = arg2; 5431 struct adapter *sc = pi->adapter; 5432 u_int v; 5433 int rc; 5434 5435 rc = begin_synchronized_op(sc, &pi->vi[0], SLEEP_OK | INTR_OK, "t4btt"); 5436 if (rc) 5437 return (rc); 5438 /* XXX: magic numbers */ 5439 rc = -t4_mdio_rd(sc, sc->mbox, pi->mdio_addr, 0x1e, op ? 0x20 : 0xc820, 5440 &v); 5441 end_synchronized_op(sc, 0); 5442 if (rc) 5443 return (rc); 5444 if (op == 0) 5445 v /= 256; 5446 5447 rc = sysctl_handle_int(oidp, &v, 0, req); 5448 return (rc); 5449} 5450 5451static int 5452sysctl_noflowq(SYSCTL_HANDLER_ARGS) 5453{ 5454 struct vi_info *vi = arg1; 5455 int rc, val; 5456 5457 val = vi->rsrv_noflowq; 5458 rc = sysctl_handle_int(oidp, &val, 0, req); 5459 if (rc != 0 || req->newptr == NULL) 5460 return (rc); 5461 5462 if ((val >= 1) && (vi->ntxq > 1)) 5463 vi->rsrv_noflowq = 1; 5464 else 5465 vi->rsrv_noflowq = 0; 5466 5467 return (rc); 5468} 5469 5470static int 5471sysctl_holdoff_tmr_idx(SYSCTL_HANDLER_ARGS) 5472{ 5473 struct vi_info *vi = arg1; 5474 struct adapter *sc = vi->pi->adapter; 5475 int idx, rc, i; 5476 struct sge_rxq *rxq; 5477#ifdef TCP_OFFLOAD 5478 struct sge_ofld_rxq *ofld_rxq; 5479#endif 5480 uint8_t v; 5481 5482 idx = vi->tmr_idx; 5483 5484 rc = sysctl_handle_int(oidp, &idx, 0, req); 5485 if (rc != 0 || req->newptr == NULL) 5486 return (rc); 5487 5488 if (idx < 0 || idx >= SGE_NTIMERS) 5489 return (EINVAL); 5490 5491 rc = begin_synchronized_op(sc, vi, HOLD_LOCK | SLEEP_OK | INTR_OK, 5492 "t4tmr"); 5493 if (rc) 5494 return (rc); 5495 5496 v = V_QINTR_TIMER_IDX(idx) | V_QINTR_CNT_EN(vi->pktc_idx != -1); 5497 for_each_rxq(vi, i, rxq) { 5498#ifdef atomic_store_rel_8 5499 atomic_store_rel_8(&rxq->iq.intr_params, v); 5500#else 5501 rxq->iq.intr_params = v; 5502#endif 5503 } 5504#ifdef TCP_OFFLOAD 5505 for_each_ofld_rxq(vi, i, ofld_rxq) { 5506#ifdef atomic_store_rel_8 5507 atomic_store_rel_8(&ofld_rxq->iq.intr_params, v); 5508#else 5509 ofld_rxq->iq.intr_params = v; 5510#endif 5511 } 5512#endif 5513 vi->tmr_idx = idx; 5514 5515 end_synchronized_op(sc, LOCK_HELD); 5516 return (0); 5517} 5518 5519static int 5520sysctl_holdoff_pktc_idx(SYSCTL_HANDLER_ARGS) 5521{ 5522 struct vi_info *vi = arg1; 5523 struct adapter *sc = vi->pi->adapter; 5524 int idx, rc; 5525 5526 idx = vi->pktc_idx; 5527 5528 rc = sysctl_handle_int(oidp, &idx, 0, req); 5529 if (rc != 0 || req->newptr == NULL) 5530 return (rc); 5531 5532 if (idx < -1 || idx >= SGE_NCOUNTERS) 5533 return (EINVAL); 5534 5535 rc = begin_synchronized_op(sc, vi, HOLD_LOCK | SLEEP_OK | INTR_OK, 5536 "t4pktc"); 5537 if (rc) 5538 return (rc); 5539 5540 if (vi->flags & VI_INIT_DONE) 5541 rc = EBUSY; /* cannot be changed once the queues are created */ 5542 else 5543 vi->pktc_idx = idx; 5544 5545 end_synchronized_op(sc, LOCK_HELD); 5546 return (rc); 5547} 5548 5549static int 5550sysctl_qsize_rxq(SYSCTL_HANDLER_ARGS) 5551{ 5552 struct vi_info *vi = arg1; 5553 struct adapter *sc = vi->pi->adapter; 5554 int qsize, rc; 5555 5556 qsize = vi->qsize_rxq; 5557 5558 rc = sysctl_handle_int(oidp, &qsize, 0, req); 5559 if (rc != 0 || req->newptr == NULL) 5560 return (rc); 5561 5562 if (qsize < 128 || (qsize & 7)) 5563 return (EINVAL); 5564 5565 rc = begin_synchronized_op(sc, vi, HOLD_LOCK | SLEEP_OK | INTR_OK, 5566 "t4rxqs"); 5567 if (rc) 5568 return (rc); 5569 5570 if (vi->flags & VI_INIT_DONE) 5571 rc = EBUSY; /* cannot be changed once the queues are created */ 5572 else 5573 vi->qsize_rxq = qsize; 5574 5575 end_synchronized_op(sc, LOCK_HELD); 5576 return (rc); 5577} 5578 5579static int 5580sysctl_qsize_txq(SYSCTL_HANDLER_ARGS) 5581{ 5582 struct vi_info *vi = arg1; 5583 struct adapter *sc = vi->pi->adapter; 5584 int qsize, rc; 5585 5586 qsize = vi->qsize_txq; 5587 5588 rc = sysctl_handle_int(oidp, &qsize, 0, req); 5589 if (rc != 0 || req->newptr == NULL) 5590 return (rc); 5591 5592 if (qsize < 128 || qsize > 65536) 5593 return (EINVAL); 5594 5595 rc = begin_synchronized_op(sc, vi, HOLD_LOCK | SLEEP_OK | INTR_OK, 5596 "t4txqs"); 5597 if (rc) 5598 return (rc); 5599 5600 if (vi->flags & VI_INIT_DONE) 5601 rc = EBUSY; /* cannot be changed once the queues are created */ 5602 else 5603 vi->qsize_txq = qsize; 5604 5605 end_synchronized_op(sc, LOCK_HELD); 5606 return (rc); 5607} 5608 5609static int 5610sysctl_pause_settings(SYSCTL_HANDLER_ARGS) 5611{ 5612 struct port_info *pi = arg1; 5613 struct adapter *sc = pi->adapter; 5614 struct link_config *lc = &pi->link_cfg; 5615 int rc; 5616 5617 if (req->newptr == NULL) { 5618 struct sbuf *sb; 5619 static char *bits = "\20\1PAUSE_RX\2PAUSE_TX"; 5620 5621 rc = sysctl_wire_old_buffer(req, 0); 5622 if (rc != 0) 5623 return(rc); 5624 5625 sb = sbuf_new_for_sysctl(NULL, NULL, 128, req); 5626 if (sb == NULL) 5627 return (ENOMEM); 5628 5629 sbuf_printf(sb, "%b", lc->fc & (PAUSE_TX | PAUSE_RX), bits); 5630 rc = sbuf_finish(sb); 5631 sbuf_delete(sb); 5632 } else { 5633 char s[2]; 5634 int n; 5635 5636 s[0] = '0' + (lc->requested_fc & (PAUSE_TX | PAUSE_RX)); 5637 s[1] = 0; 5638 5639 rc = sysctl_handle_string(oidp, s, sizeof(s), req); 5640 if (rc != 0) 5641 return(rc); 5642 5643 if (s[1] != 0) 5644 return (EINVAL); 5645 if (s[0] < '0' || s[0] > '9') 5646 return (EINVAL); /* not a number */ 5647 n = s[0] - '0'; 5648 if (n & ~(PAUSE_TX | PAUSE_RX)) 5649 return (EINVAL); /* some other bit is set too */ 5650 5651 rc = begin_synchronized_op(sc, &pi->vi[0], SLEEP_OK | INTR_OK, 5652 "t4PAUSE"); 5653 if (rc) 5654 return (rc); 5655 if ((lc->requested_fc & (PAUSE_TX | PAUSE_RX)) != n) { 5656 lc->requested_fc &= ~(PAUSE_TX | PAUSE_RX); 5657 lc->requested_fc |= n; 5658 rc = -t4_link_l1cfg(sc, sc->mbox, pi->tx_chan, lc); 5659 } 5660 end_synchronized_op(sc, 0); 5661 } 5662 5663 return (rc); 5664} 5665 5666static int 5667sysctl_fec(SYSCTL_HANDLER_ARGS) 5668{ 5669 struct port_info *pi = arg1; 5670 struct adapter *sc = pi->adapter; 5671 struct link_config *lc = &pi->link_cfg; 5672 int rc; 5673 5674 if (req->newptr == NULL) { 5675 struct sbuf *sb; 5676 static char *bits = "\20\1RS\2BASER_RS\3RESERVED"; 5677 5678 rc = sysctl_wire_old_buffer(req, 0); 5679 if (rc != 0) 5680 return(rc); 5681 5682 sb = sbuf_new_for_sysctl(NULL, NULL, 128, req); 5683 if (sb == NULL) 5684 return (ENOMEM); 5685 5686 sbuf_printf(sb, "%b", lc->fec & M_FW_PORT_CAP_FEC, bits); 5687 rc = sbuf_finish(sb); 5688 sbuf_delete(sb); 5689 } else { 5690 char s[2]; 5691 int n; 5692 5693 s[0] = '0' + (lc->requested_fec & M_FW_PORT_CAP_FEC); 5694 s[1] = 0; 5695 5696 rc = sysctl_handle_string(oidp, s, sizeof(s), req); 5697 if (rc != 0) 5698 return(rc); 5699 5700 if (s[1] != 0) 5701 return (EINVAL); 5702 if (s[0] < '0' || s[0] > '9') 5703 return (EINVAL); /* not a number */ 5704 n = s[0] - '0'; 5705 if (n & ~M_FW_PORT_CAP_FEC) 5706 return (EINVAL); /* some other bit is set too */ 5707 5708 rc = begin_synchronized_op(sc, &pi->vi[0], SLEEP_OK | INTR_OK, 5709 "t4fec"); 5710 if (rc) 5711 return (rc); 5712 if ((lc->requested_fec & M_FW_PORT_CAP_FEC) != n) { 5713 lc->requested_fec = n & 5714 G_FW_PORT_CAP_FEC(lc->supported); 5715 rc = -t4_link_l1cfg(sc, sc->mbox, pi->tx_chan, lc); 5716 } 5717 end_synchronized_op(sc, 0); 5718 } 5719 5720 return (rc); 5721} 5722 5723static int 5724sysctl_autoneg(SYSCTL_HANDLER_ARGS) 5725{ 5726 struct port_info *pi = arg1; 5727 struct adapter *sc = pi->adapter; 5728 struct link_config *lc = &pi->link_cfg; 5729 int rc, val, old; 5730 5731 if (lc->supported & FW_PORT_CAP_ANEG) 5732 val = lc->autoneg == AUTONEG_ENABLE ? 1 : 0; 5733 else 5734 val = -1; 5735 rc = sysctl_handle_int(oidp, &val, 0, req); 5736 if (rc != 0 || req->newptr == NULL) 5737 return (rc); 5738 if ((lc->supported & FW_PORT_CAP_ANEG) == 0) 5739 return (ENOTSUP); 5740 5741 val = val ? AUTONEG_ENABLE : AUTONEG_DISABLE; 5742 if (lc->autoneg == val) 5743 return (0); /* no change */ 5744 5745 rc = begin_synchronized_op(sc, &pi->vi[0], SLEEP_OK | INTR_OK, 5746 "t4aneg"); 5747 if (rc) 5748 return (rc); 5749 old = lc->autoneg; 5750 lc->autoneg = val; 5751 rc = -t4_link_l1cfg(sc, sc->mbox, pi->tx_chan, lc); 5752 if (rc != 0) 5753 lc->autoneg = old; 5754 return (rc); 5755} 5756 5757static int 5758sysctl_handle_t4_reg64(SYSCTL_HANDLER_ARGS) 5759{ 5760 struct adapter *sc = arg1; 5761 int reg = arg2; 5762 uint64_t val; 5763 5764 val = t4_read_reg64(sc, reg); 5765 5766 return (sysctl_handle_64(oidp, &val, 0, req)); 5767} 5768 5769static int 5770sysctl_temperature(SYSCTL_HANDLER_ARGS) 5771{ 5772 struct adapter *sc = arg1; 5773 int rc, t; 5774 uint32_t param, val; 5775 5776 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, "t4temp"); 5777 if (rc) 5778 return (rc); 5779 param = V_FW_PARAMS_MNEM(FW_PARAMS_MNEM_DEV) | 5780 V_FW_PARAMS_PARAM_X(FW_PARAMS_PARAM_DEV_DIAG) | 5781 V_FW_PARAMS_PARAM_Y(FW_PARAM_DEV_DIAG_TMP); 5782 rc = -t4_query_params(sc, sc->mbox, sc->pf, 0, 1, ¶m, &val); 5783 end_synchronized_op(sc, 0); 5784 if (rc) 5785 return (rc); 5786 5787 /* unknown is returned as 0 but we display -1 in that case */ 5788 t = val == 0 ? -1 : val; 5789 5790 rc = sysctl_handle_int(oidp, &t, 0, req); 5791 return (rc); 5792} 5793 5794#ifdef SBUF_DRAIN 5795static int 5796sysctl_cctrl(SYSCTL_HANDLER_ARGS) 5797{ 5798 struct adapter *sc = arg1; 5799 struct sbuf *sb; 5800 int rc, i; 5801 uint16_t incr[NMTUS][NCCTRL_WIN]; 5802 static const char *dec_fac[] = { 5803 "0.5", "0.5625", "0.625", "0.6875", "0.75", "0.8125", "0.875", 5804 "0.9375" 5805 }; 5806 5807 rc = sysctl_wire_old_buffer(req, 0); 5808 if (rc != 0) 5809 return (rc); 5810 5811 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 5812 if (sb == NULL) 5813 return (ENOMEM); 5814 5815 t4_read_cong_tbl(sc, incr); 5816 5817 for (i = 0; i < NCCTRL_WIN; ++i) { 5818 sbuf_printf(sb, "%2d: %4u %4u %4u %4u %4u %4u %4u %4u\n", i, 5819 incr[0][i], incr[1][i], incr[2][i], incr[3][i], incr[4][i], 5820 incr[5][i], incr[6][i], incr[7][i]); 5821 sbuf_printf(sb, "%8u %4u %4u %4u %4u %4u %4u %4u %5u %s\n", 5822 incr[8][i], incr[9][i], incr[10][i], incr[11][i], 5823 incr[12][i], incr[13][i], incr[14][i], incr[15][i], 5824 sc->params.a_wnd[i], dec_fac[sc->params.b_wnd[i]]); 5825 } 5826 5827 rc = sbuf_finish(sb); 5828 sbuf_delete(sb); 5829 5830 return (rc); 5831} 5832 5833static const char *qname[CIM_NUM_IBQ + CIM_NUM_OBQ_T5] = { 5834 "TP0", "TP1", "ULP", "SGE0", "SGE1", "NC-SI", /* ibq's */ 5835 "ULP0", "ULP1", "ULP2", "ULP3", "SGE", "NC-SI", /* obq's */ 5836 "SGE0-RX", "SGE1-RX" /* additional obq's (T5 onwards) */ 5837}; 5838 5839static int 5840sysctl_cim_ibq_obq(SYSCTL_HANDLER_ARGS) 5841{ 5842 struct adapter *sc = arg1; 5843 struct sbuf *sb; 5844 int rc, i, n, qid = arg2; 5845 uint32_t *buf, *p; 5846 char *qtype; 5847 u_int cim_num_obq = sc->chip_params->cim_num_obq; 5848 5849 KASSERT(qid >= 0 && qid < CIM_NUM_IBQ + cim_num_obq, 5850 ("%s: bad qid %d\n", __func__, qid)); 5851 5852 if (qid < CIM_NUM_IBQ) { 5853 /* inbound queue */ 5854 qtype = "IBQ"; 5855 n = 4 * CIM_IBQ_SIZE; 5856 buf = malloc(n * sizeof(uint32_t), M_CXGBE, M_ZERO | M_WAITOK); 5857 rc = t4_read_cim_ibq(sc, qid, buf, n); 5858 } else { 5859 /* outbound queue */ 5860 qtype = "OBQ"; 5861 qid -= CIM_NUM_IBQ; 5862 n = 4 * cim_num_obq * CIM_OBQ_SIZE; 5863 buf = malloc(n * sizeof(uint32_t), M_CXGBE, M_ZERO | M_WAITOK); 5864 rc = t4_read_cim_obq(sc, qid, buf, n); 5865 } 5866 5867 if (rc < 0) { 5868 rc = -rc; 5869 goto done; 5870 } 5871 n = rc * sizeof(uint32_t); /* rc has # of words actually read */ 5872 5873 rc = sysctl_wire_old_buffer(req, 0); 5874 if (rc != 0) 5875 goto done; 5876 5877 sb = sbuf_new_for_sysctl(NULL, NULL, PAGE_SIZE, req); 5878 if (sb == NULL) { 5879 rc = ENOMEM; 5880 goto done; 5881 } 5882 5883 sbuf_printf(sb, "%s%d %s", qtype , qid, qname[arg2]); 5884 for (i = 0, p = buf; i < n; i += 16, p += 4) 5885 sbuf_printf(sb, "\n%#06x: %08x %08x %08x %08x", i, p[0], p[1], 5886 p[2], p[3]); 5887 5888 rc = sbuf_finish(sb); 5889 sbuf_delete(sb); 5890done: 5891 free(buf, M_CXGBE); 5892 return (rc); 5893} 5894 5895static int 5896sysctl_cim_la(SYSCTL_HANDLER_ARGS) 5897{ 5898 struct adapter *sc = arg1; 5899 u_int cfg; 5900 struct sbuf *sb; 5901 uint32_t *buf, *p; 5902 int rc; 5903 5904 MPASS(chip_id(sc) <= CHELSIO_T5); 5905 5906 rc = -t4_cim_read(sc, A_UP_UP_DBG_LA_CFG, 1, &cfg); 5907 if (rc != 0) 5908 return (rc); 5909 5910 rc = sysctl_wire_old_buffer(req, 0); 5911 if (rc != 0) 5912 return (rc); 5913 5914 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 5915 if (sb == NULL) 5916 return (ENOMEM); 5917 5918 buf = malloc(sc->params.cim_la_size * sizeof(uint32_t), M_CXGBE, 5919 M_ZERO | M_WAITOK); 5920 5921 rc = -t4_cim_read_la(sc, buf, NULL); 5922 if (rc != 0) 5923 goto done; 5924 5925 sbuf_printf(sb, "Status Data PC%s", 5926 cfg & F_UPDBGLACAPTPCONLY ? "" : 5927 " LS0Stat LS0Addr LS0Data"); 5928 5929 for (p = buf; p <= &buf[sc->params.cim_la_size - 8]; p += 8) { 5930 if (cfg & F_UPDBGLACAPTPCONLY) { 5931 sbuf_printf(sb, "\n %02x %08x %08x", p[5] & 0xff, 5932 p[6], p[7]); 5933 sbuf_printf(sb, "\n %02x %02x%06x %02x%06x", 5934 (p[3] >> 8) & 0xff, p[3] & 0xff, p[4] >> 8, 5935 p[4] & 0xff, p[5] >> 8); 5936 sbuf_printf(sb, "\n %02x %x%07x %x%07x", 5937 (p[0] >> 4) & 0xff, p[0] & 0xf, p[1] >> 4, 5938 p[1] & 0xf, p[2] >> 4); 5939 } else { 5940 sbuf_printf(sb, 5941 "\n %02x %x%07x %x%07x %08x %08x " 5942 "%08x%08x%08x%08x", 5943 (p[0] >> 4) & 0xff, p[0] & 0xf, p[1] >> 4, 5944 p[1] & 0xf, p[2] >> 4, p[2] & 0xf, p[3], p[4], p[5], 5945 p[6], p[7]); 5946 } 5947 } 5948 5949 rc = sbuf_finish(sb); 5950 sbuf_delete(sb); 5951done: 5952 free(buf, M_CXGBE); 5953 return (rc); 5954} 5955 5956static int 5957sysctl_cim_la_t6(SYSCTL_HANDLER_ARGS) 5958{ 5959 struct adapter *sc = arg1; 5960 u_int cfg; 5961 struct sbuf *sb; 5962 uint32_t *buf, *p; 5963 int rc; 5964 5965 MPASS(chip_id(sc) > CHELSIO_T5); 5966 5967 rc = -t4_cim_read(sc, A_UP_UP_DBG_LA_CFG, 1, &cfg); 5968 if (rc != 0) 5969 return (rc); 5970 5971 rc = sysctl_wire_old_buffer(req, 0); 5972 if (rc != 0) 5973 return (rc); 5974 5975 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 5976 if (sb == NULL) 5977 return (ENOMEM); 5978 5979 buf = malloc(sc->params.cim_la_size * sizeof(uint32_t), M_CXGBE, 5980 M_ZERO | M_WAITOK); 5981 5982 rc = -t4_cim_read_la(sc, buf, NULL); 5983 if (rc != 0) 5984 goto done; 5985 5986 sbuf_printf(sb, "Status Inst Data PC%s", 5987 cfg & F_UPDBGLACAPTPCONLY ? "" : 5988 " LS0Stat LS0Addr LS0Data LS1Stat LS1Addr LS1Data"); 5989 5990 for (p = buf; p <= &buf[sc->params.cim_la_size - 10]; p += 10) { 5991 if (cfg & F_UPDBGLACAPTPCONLY) { 5992 sbuf_printf(sb, "\n %02x %08x %08x %08x", 5993 p[3] & 0xff, p[2], p[1], p[0]); 5994 sbuf_printf(sb, "\n %02x %02x%06x %02x%06x %02x%06x", 5995 (p[6] >> 8) & 0xff, p[6] & 0xff, p[5] >> 8, 5996 p[5] & 0xff, p[4] >> 8, p[4] & 0xff, p[3] >> 8); 5997 sbuf_printf(sb, "\n %02x %04x%04x %04x%04x %04x%04x", 5998 (p[9] >> 16) & 0xff, p[9] & 0xffff, p[8] >> 16, 5999 p[8] & 0xffff, p[7] >> 16, p[7] & 0xffff, 6000 p[6] >> 16); 6001 } else { 6002 sbuf_printf(sb, "\n %02x %04x%04x %04x%04x %04x%04x " 6003 "%08x %08x %08x %08x %08x %08x", 6004 (p[9] >> 16) & 0xff, 6005 p[9] & 0xffff, p[8] >> 16, 6006 p[8] & 0xffff, p[7] >> 16, 6007 p[7] & 0xffff, p[6] >> 16, 6008 p[2], p[1], p[0], p[5], p[4], p[3]); 6009 } 6010 } 6011 6012 rc = sbuf_finish(sb); 6013 sbuf_delete(sb); 6014done: 6015 free(buf, M_CXGBE); 6016 return (rc); 6017} 6018 6019static int 6020sysctl_cim_ma_la(SYSCTL_HANDLER_ARGS) 6021{ 6022 struct adapter *sc = arg1; 6023 u_int i; 6024 struct sbuf *sb; 6025 uint32_t *buf, *p; 6026 int rc; 6027 6028 rc = sysctl_wire_old_buffer(req, 0); 6029 if (rc != 0) 6030 return (rc); 6031 6032 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 6033 if (sb == NULL) 6034 return (ENOMEM); 6035 6036 buf = malloc(2 * CIM_MALA_SIZE * 5 * sizeof(uint32_t), M_CXGBE, 6037 M_ZERO | M_WAITOK); 6038 6039 t4_cim_read_ma_la(sc, buf, buf + 5 * CIM_MALA_SIZE); 6040 p = buf; 6041 6042 for (i = 0; i < CIM_MALA_SIZE; i++, p += 5) { 6043 sbuf_printf(sb, "\n%02x%08x%08x%08x%08x", p[4], p[3], p[2], 6044 p[1], p[0]); 6045 } 6046 6047 sbuf_printf(sb, "\n\nCnt ID Tag UE Data RDY VLD"); 6048 for (i = 0; i < CIM_MALA_SIZE; i++, p += 5) { 6049 sbuf_printf(sb, "\n%3u %2u %x %u %08x%08x %u %u", 6050 (p[2] >> 10) & 0xff, (p[2] >> 7) & 7, 6051 (p[2] >> 3) & 0xf, (p[2] >> 2) & 1, 6052 (p[1] >> 2) | ((p[2] & 3) << 30), 6053 (p[0] >> 2) | ((p[1] & 3) << 30), (p[0] >> 1) & 1, 6054 p[0] & 1); 6055 } 6056 6057 rc = sbuf_finish(sb); 6058 sbuf_delete(sb); 6059 free(buf, M_CXGBE); 6060 return (rc); 6061} 6062 6063static int 6064sysctl_cim_pif_la(SYSCTL_HANDLER_ARGS) 6065{ 6066 struct adapter *sc = arg1; 6067 u_int i; 6068 struct sbuf *sb; 6069 uint32_t *buf, *p; 6070 int rc; 6071 6072 rc = sysctl_wire_old_buffer(req, 0); 6073 if (rc != 0) 6074 return (rc); 6075 6076 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 6077 if (sb == NULL) 6078 return (ENOMEM); 6079 6080 buf = malloc(2 * CIM_PIFLA_SIZE * 6 * sizeof(uint32_t), M_CXGBE, 6081 M_ZERO | M_WAITOK); 6082 6083 t4_cim_read_pif_la(sc, buf, buf + 6 * CIM_PIFLA_SIZE, NULL, NULL); 6084 p = buf; 6085 6086 sbuf_printf(sb, "Cntl ID DataBE Addr Data"); 6087 for (i = 0; i < CIM_PIFLA_SIZE; i++, p += 6) { 6088 sbuf_printf(sb, "\n %02x %02x %04x %08x %08x%08x%08x%08x", 6089 (p[5] >> 22) & 0xff, (p[5] >> 16) & 0x3f, p[5] & 0xffff, 6090 p[4], p[3], p[2], p[1], p[0]); 6091 } 6092 6093 sbuf_printf(sb, "\n\nCntl ID Data"); 6094 for (i = 0; i < CIM_PIFLA_SIZE; i++, p += 6) { 6095 sbuf_printf(sb, "\n %02x %02x %08x%08x%08x%08x", 6096 (p[4] >> 6) & 0xff, p[4] & 0x3f, p[3], p[2], p[1], p[0]); 6097 } 6098 6099 rc = sbuf_finish(sb); 6100 sbuf_delete(sb); 6101 free(buf, M_CXGBE); 6102 return (rc); 6103} 6104 6105static int 6106sysctl_cim_qcfg(SYSCTL_HANDLER_ARGS) 6107{ 6108 struct adapter *sc = arg1; 6109 struct sbuf *sb; 6110 int rc, i; 6111 uint16_t base[CIM_NUM_IBQ + CIM_NUM_OBQ_T5]; 6112 uint16_t size[CIM_NUM_IBQ + CIM_NUM_OBQ_T5]; 6113 uint16_t thres[CIM_NUM_IBQ]; 6114 uint32_t obq_wr[2 * CIM_NUM_OBQ_T5], *wr = obq_wr; 6115 uint32_t stat[4 * (CIM_NUM_IBQ + CIM_NUM_OBQ_T5)], *p = stat; 6116 u_int cim_num_obq, ibq_rdaddr, obq_rdaddr, nq; 6117 6118 cim_num_obq = sc->chip_params->cim_num_obq; 6119 if (is_t4(sc)) { 6120 ibq_rdaddr = A_UP_IBQ_0_RDADDR; 6121 obq_rdaddr = A_UP_OBQ_0_REALADDR; 6122 } else { 6123 ibq_rdaddr = A_UP_IBQ_0_SHADOW_RDADDR; 6124 obq_rdaddr = A_UP_OBQ_0_SHADOW_REALADDR; 6125 } 6126 nq = CIM_NUM_IBQ + cim_num_obq; 6127 6128 rc = -t4_cim_read(sc, ibq_rdaddr, 4 * nq, stat); 6129 if (rc == 0) 6130 rc = -t4_cim_read(sc, obq_rdaddr, 2 * cim_num_obq, obq_wr); 6131 if (rc != 0) 6132 return (rc); 6133 6134 t4_read_cimq_cfg(sc, base, size, thres); 6135 6136 rc = sysctl_wire_old_buffer(req, 0); 6137 if (rc != 0) 6138 return (rc); 6139 6140 sb = sbuf_new_for_sysctl(NULL, NULL, PAGE_SIZE, req); 6141 if (sb == NULL) 6142 return (ENOMEM); 6143 6144 sbuf_printf(sb, 6145 " Queue Base Size Thres RdPtr WrPtr SOP EOP Avail"); 6146 6147 for (i = 0; i < CIM_NUM_IBQ; i++, p += 4) 6148 sbuf_printf(sb, "\n%7s %5x %5u %5u %6x %4x %4u %4u %5u", 6149 qname[i], base[i], size[i], thres[i], G_IBQRDADDR(p[0]), 6150 G_IBQWRADDR(p[1]), G_QUESOPCNT(p[3]), G_QUEEOPCNT(p[3]), 6151 G_QUEREMFLITS(p[2]) * 16); 6152 for ( ; i < nq; i++, p += 4, wr += 2) 6153 sbuf_printf(sb, "\n%7s %5x %5u %12x %4x %4u %4u %5u", qname[i], 6154 base[i], size[i], G_QUERDADDR(p[0]) & 0x3fff, 6155 wr[0] - base[i], G_QUESOPCNT(p[3]), G_QUEEOPCNT(p[3]), 6156 G_QUEREMFLITS(p[2]) * 16); 6157 6158 rc = sbuf_finish(sb); 6159 sbuf_delete(sb); 6160 6161 return (rc); 6162} 6163 6164static int 6165sysctl_cpl_stats(SYSCTL_HANDLER_ARGS) 6166{ 6167 struct adapter *sc = arg1; 6168 struct sbuf *sb; 6169 int rc; 6170 struct tp_cpl_stats stats; 6171 6172 rc = sysctl_wire_old_buffer(req, 0); 6173 if (rc != 0) 6174 return (rc); 6175 6176 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 6177 if (sb == NULL) 6178 return (ENOMEM); 6179 6180 mtx_lock(&sc->reg_lock); 6181 t4_tp_get_cpl_stats(sc, &stats); 6182 mtx_unlock(&sc->reg_lock); 6183 6184 if (sc->chip_params->nchan > 2) { 6185 sbuf_printf(sb, " channel 0 channel 1" 6186 " channel 2 channel 3"); 6187 sbuf_printf(sb, "\nCPL requests: %10u %10u %10u %10u", 6188 stats.req[0], stats.req[1], stats.req[2], stats.req[3]); 6189 sbuf_printf(sb, "\nCPL responses: %10u %10u %10u %10u", 6190 stats.rsp[0], stats.rsp[1], stats.rsp[2], stats.rsp[3]); 6191 } else { 6192 sbuf_printf(sb, " channel 0 channel 1"); 6193 sbuf_printf(sb, "\nCPL requests: %10u %10u", 6194 stats.req[0], stats.req[1]); 6195 sbuf_printf(sb, "\nCPL responses: %10u %10u", 6196 stats.rsp[0], stats.rsp[1]); 6197 } 6198 6199 rc = sbuf_finish(sb); 6200 sbuf_delete(sb); 6201 6202 return (rc); 6203} 6204 6205static int 6206sysctl_ddp_stats(SYSCTL_HANDLER_ARGS) 6207{ 6208 struct adapter *sc = arg1; 6209 struct sbuf *sb; 6210 int rc; 6211 struct tp_usm_stats stats; 6212 6213 rc = sysctl_wire_old_buffer(req, 0); 6214 if (rc != 0) 6215 return(rc); 6216 6217 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 6218 if (sb == NULL) 6219 return (ENOMEM); 6220 6221 t4_get_usm_stats(sc, &stats); 6222 6223 sbuf_printf(sb, "Frames: %u\n", stats.frames); 6224 sbuf_printf(sb, "Octets: %ju\n", stats.octets); 6225 sbuf_printf(sb, "Drops: %u", stats.drops); 6226 6227 rc = sbuf_finish(sb); 6228 sbuf_delete(sb); 6229 6230 return (rc); 6231} 6232 6233static const char * const devlog_level_strings[] = { 6234 [FW_DEVLOG_LEVEL_EMERG] = "EMERG", 6235 [FW_DEVLOG_LEVEL_CRIT] = "CRIT", 6236 [FW_DEVLOG_LEVEL_ERR] = "ERR", 6237 [FW_DEVLOG_LEVEL_NOTICE] = "NOTICE", 6238 [FW_DEVLOG_LEVEL_INFO] = "INFO", 6239 [FW_DEVLOG_LEVEL_DEBUG] = "DEBUG" 6240}; 6241 6242static const char * const devlog_facility_strings[] = { 6243 [FW_DEVLOG_FACILITY_CORE] = "CORE", 6244 [FW_DEVLOG_FACILITY_CF] = "CF", 6245 [FW_DEVLOG_FACILITY_SCHED] = "SCHED", 6246 [FW_DEVLOG_FACILITY_TIMER] = "TIMER", 6247 [FW_DEVLOG_FACILITY_RES] = "RES", 6248 [FW_DEVLOG_FACILITY_HW] = "HW", 6249 [FW_DEVLOG_FACILITY_FLR] = "FLR", 6250 [FW_DEVLOG_FACILITY_DMAQ] = "DMAQ", 6251 [FW_DEVLOG_FACILITY_PHY] = "PHY", 6252 [FW_DEVLOG_FACILITY_MAC] = "MAC", 6253 [FW_DEVLOG_FACILITY_PORT] = "PORT", 6254 [FW_DEVLOG_FACILITY_VI] = "VI", 6255 [FW_DEVLOG_FACILITY_FILTER] = "FILTER", 6256 [FW_DEVLOG_FACILITY_ACL] = "ACL", 6257 [FW_DEVLOG_FACILITY_TM] = "TM", 6258 [FW_DEVLOG_FACILITY_QFC] = "QFC", 6259 [FW_DEVLOG_FACILITY_DCB] = "DCB", 6260 [FW_DEVLOG_FACILITY_ETH] = "ETH", 6261 [FW_DEVLOG_FACILITY_OFLD] = "OFLD", 6262 [FW_DEVLOG_FACILITY_RI] = "RI", 6263 [FW_DEVLOG_FACILITY_ISCSI] = "ISCSI", 6264 [FW_DEVLOG_FACILITY_FCOE] = "FCOE", 6265 [FW_DEVLOG_FACILITY_FOISCSI] = "FOISCSI", 6266 [FW_DEVLOG_FACILITY_FOFCOE] = "FOFCOE", 6267 [FW_DEVLOG_FACILITY_CHNET] = "CHNET", 6268}; 6269 6270static int 6271sysctl_devlog(SYSCTL_HANDLER_ARGS) 6272{ 6273 struct adapter *sc = arg1; 6274 struct devlog_params *dparams = &sc->params.devlog; 6275 struct fw_devlog_e *buf, *e; 6276 int i, j, rc, nentries, first = 0; 6277 struct sbuf *sb; 6278 uint64_t ftstamp = UINT64_MAX; 6279 6280 if (dparams->addr == 0) 6281 return (ENXIO); 6282 6283 buf = malloc(dparams->size, M_CXGBE, M_NOWAIT); 6284 if (buf == NULL) 6285 return (ENOMEM); 6286 6287 rc = read_via_memwin(sc, 1, dparams->addr, (void *)buf, dparams->size); 6288 if (rc != 0) 6289 goto done; 6290 6291 nentries = dparams->size / sizeof(struct fw_devlog_e); 6292 for (i = 0; i < nentries; i++) { 6293 e = &buf[i]; 6294 6295 if (e->timestamp == 0) 6296 break; /* end */ 6297 6298 e->timestamp = be64toh(e->timestamp); 6299 e->seqno = be32toh(e->seqno); 6300 for (j = 0; j < 8; j++) 6301 e->params[j] = be32toh(e->params[j]); 6302 6303 if (e->timestamp < ftstamp) { 6304 ftstamp = e->timestamp; 6305 first = i; 6306 } 6307 } 6308 6309 if (buf[first].timestamp == 0) 6310 goto done; /* nothing in the log */ 6311 6312 rc = sysctl_wire_old_buffer(req, 0); 6313 if (rc != 0) 6314 goto done; 6315 6316 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 6317 if (sb == NULL) { 6318 rc = ENOMEM; 6319 goto done; 6320 } 6321 sbuf_printf(sb, "%10s %15s %8s %8s %s\n", 6322 "Seq#", "Tstamp", "Level", "Facility", "Message"); 6323 6324 i = first; 6325 do { 6326 e = &buf[i]; 6327 if (e->timestamp == 0) 6328 break; /* end */ 6329 6330 sbuf_printf(sb, "%10d %15ju %8s %8s ", 6331 e->seqno, e->timestamp, 6332 (e->level < nitems(devlog_level_strings) ? 6333 devlog_level_strings[e->level] : "UNKNOWN"), 6334 (e->facility < nitems(devlog_facility_strings) ? 6335 devlog_facility_strings[e->facility] : "UNKNOWN")); 6336 sbuf_printf(sb, e->fmt, e->params[0], e->params[1], 6337 e->params[2], e->params[3], e->params[4], 6338 e->params[5], e->params[6], e->params[7]); 6339 6340 if (++i == nentries) 6341 i = 0; 6342 } while (i != first); 6343 6344 rc = sbuf_finish(sb); 6345 sbuf_delete(sb); 6346done: 6347 free(buf, M_CXGBE); 6348 return (rc); 6349} 6350 6351static int 6352sysctl_fcoe_stats(SYSCTL_HANDLER_ARGS) 6353{ 6354 struct adapter *sc = arg1; 6355 struct sbuf *sb; 6356 int rc; 6357 struct tp_fcoe_stats stats[MAX_NCHAN]; 6358 int i, nchan = sc->chip_params->nchan; 6359 6360 rc = sysctl_wire_old_buffer(req, 0); 6361 if (rc != 0) 6362 return (rc); 6363 6364 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 6365 if (sb == NULL) 6366 return (ENOMEM); 6367 6368 for (i = 0; i < nchan; i++) 6369 t4_get_fcoe_stats(sc, i, &stats[i]); 6370 6371 if (nchan > 2) { 6372 sbuf_printf(sb, " channel 0 channel 1" 6373 " channel 2 channel 3"); 6374 sbuf_printf(sb, "\noctetsDDP: %16ju %16ju %16ju %16ju", 6375 stats[0].octets_ddp, stats[1].octets_ddp, 6376 stats[2].octets_ddp, stats[3].octets_ddp); 6377 sbuf_printf(sb, "\nframesDDP: %16u %16u %16u %16u", 6378 stats[0].frames_ddp, stats[1].frames_ddp, 6379 stats[2].frames_ddp, stats[3].frames_ddp); 6380 sbuf_printf(sb, "\nframesDrop: %16u %16u %16u %16u", 6381 stats[0].frames_drop, stats[1].frames_drop, 6382 stats[2].frames_drop, stats[3].frames_drop); 6383 } else { 6384 sbuf_printf(sb, " channel 0 channel 1"); 6385 sbuf_printf(sb, "\noctetsDDP: %16ju %16ju", 6386 stats[0].octets_ddp, stats[1].octets_ddp); 6387 sbuf_printf(sb, "\nframesDDP: %16u %16u", 6388 stats[0].frames_ddp, stats[1].frames_ddp); 6389 sbuf_printf(sb, "\nframesDrop: %16u %16u", 6390 stats[0].frames_drop, stats[1].frames_drop); 6391 } 6392 6393 rc = sbuf_finish(sb); 6394 sbuf_delete(sb); 6395 6396 return (rc); 6397} 6398 6399static int 6400sysctl_hw_sched(SYSCTL_HANDLER_ARGS) 6401{ 6402 struct adapter *sc = arg1; 6403 struct sbuf *sb; 6404 int rc, i; 6405 unsigned int map, kbps, ipg, mode; 6406 unsigned int pace_tab[NTX_SCHED]; 6407 6408 rc = sysctl_wire_old_buffer(req, 0); 6409 if (rc != 0) 6410 return (rc); 6411 6412 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 6413 if (sb == NULL) 6414 return (ENOMEM); 6415 6416 map = t4_read_reg(sc, A_TP_TX_MOD_QUEUE_REQ_MAP); 6417 mode = G_TIMERMODE(t4_read_reg(sc, A_TP_MOD_CONFIG)); 6418 t4_read_pace_tbl(sc, pace_tab); 6419 6420 sbuf_printf(sb, "Scheduler Mode Channel Rate (Kbps) " 6421 "Class IPG (0.1 ns) Flow IPG (us)"); 6422 6423 for (i = 0; i < NTX_SCHED; ++i, map >>= 2) { 6424 t4_get_tx_sched(sc, i, &kbps, &ipg); 6425 sbuf_printf(sb, "\n %u %-5s %u ", i, 6426 (mode & (1 << i)) ? "flow" : "class", map & 3); 6427 if (kbps) 6428 sbuf_printf(sb, "%9u ", kbps); 6429 else 6430 sbuf_printf(sb, " disabled "); 6431 6432 if (ipg) 6433 sbuf_printf(sb, "%13u ", ipg); 6434 else 6435 sbuf_printf(sb, " disabled "); 6436 6437 if (pace_tab[i]) 6438 sbuf_printf(sb, "%10u", pace_tab[i]); 6439 else 6440 sbuf_printf(sb, " disabled"); 6441 } 6442 6443 rc = sbuf_finish(sb); 6444 sbuf_delete(sb); 6445 6446 return (rc); 6447} 6448 6449static int 6450sysctl_lb_stats(SYSCTL_HANDLER_ARGS) 6451{ 6452 struct adapter *sc = arg1; 6453 struct sbuf *sb; 6454 int rc, i, j; 6455 uint64_t *p0, *p1; 6456 struct lb_port_stats s[2]; 6457 static const char *stat_name[] = { 6458 "OctetsOK:", "FramesOK:", "BcastFrames:", "McastFrames:", 6459 "UcastFrames:", "ErrorFrames:", "Frames64:", "Frames65To127:", 6460 "Frames128To255:", "Frames256To511:", "Frames512To1023:", 6461 "Frames1024To1518:", "Frames1519ToMax:", "FramesDropped:", 6462 "BG0FramesDropped:", "BG1FramesDropped:", "BG2FramesDropped:", 6463 "BG3FramesDropped:", "BG0FramesTrunc:", "BG1FramesTrunc:", 6464 "BG2FramesTrunc:", "BG3FramesTrunc:" 6465 }; 6466 6467 rc = sysctl_wire_old_buffer(req, 0); 6468 if (rc != 0) 6469 return (rc); 6470 6471 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 6472 if (sb == NULL) 6473 return (ENOMEM); 6474 6475 memset(s, 0, sizeof(s)); 6476 6477 for (i = 0; i < sc->chip_params->nchan; i += 2) { 6478 t4_get_lb_stats(sc, i, &s[0]); 6479 t4_get_lb_stats(sc, i + 1, &s[1]); 6480 6481 p0 = &s[0].octets; 6482 p1 = &s[1].octets; 6483 sbuf_printf(sb, "%s Loopback %u" 6484 " Loopback %u", i == 0 ? "" : "\n", i, i + 1); 6485 6486 for (j = 0; j < nitems(stat_name); j++) 6487 sbuf_printf(sb, "\n%-17s %20ju %20ju", stat_name[j], 6488 *p0++, *p1++); 6489 } 6490 6491 rc = sbuf_finish(sb); 6492 sbuf_delete(sb); 6493 6494 return (rc); 6495} 6496 6497static int 6498sysctl_linkdnrc(SYSCTL_HANDLER_ARGS) 6499{ 6500 int rc = 0; 6501 struct port_info *pi = arg1; 6502 struct link_config *lc = &pi->link_cfg; 6503 struct sbuf *sb; 6504 6505 rc = sysctl_wire_old_buffer(req, 0); 6506 if (rc != 0) 6507 return(rc); 6508 sb = sbuf_new_for_sysctl(NULL, NULL, 64, req); 6509 if (sb == NULL) 6510 return (ENOMEM); 6511 6512 if (lc->link_ok || lc->link_down_rc == 255) 6513 sbuf_printf(sb, "n/a"); 6514 else 6515 sbuf_printf(sb, "%s", t4_link_down_rc_str(lc->link_down_rc)); 6516 6517 rc = sbuf_finish(sb); 6518 sbuf_delete(sb); 6519 6520 return (rc); 6521} 6522 6523struct mem_desc { 6524 unsigned int base; 6525 unsigned int limit; 6526 unsigned int idx; 6527}; 6528 6529static int 6530mem_desc_cmp(const void *a, const void *b) 6531{ 6532 return ((const struct mem_desc *)a)->base - 6533 ((const struct mem_desc *)b)->base; 6534} 6535 6536static void 6537mem_region_show(struct sbuf *sb, const char *name, unsigned int from, 6538 unsigned int to) 6539{ 6540 unsigned int size; 6541 6542 if (from == to) 6543 return; 6544 6545 size = to - from + 1; 6546 if (size == 0) 6547 return; 6548 6549 /* XXX: need humanize_number(3) in libkern for a more readable 'size' */ 6550 sbuf_printf(sb, "%-15s %#x-%#x [%u]\n", name, from, to, size); 6551} 6552 6553static int 6554sysctl_meminfo(SYSCTL_HANDLER_ARGS) 6555{ 6556 struct adapter *sc = arg1; 6557 struct sbuf *sb; 6558 int rc, i, n; 6559 uint32_t lo, hi, used, alloc; 6560 static const char *memory[] = {"EDC0:", "EDC1:", "MC:", "MC0:", "MC1:"}; 6561 static const char *region[] = { 6562 "DBQ contexts:", "IMSG contexts:", "FLM cache:", "TCBs:", 6563 "Pstructs:", "Timers:", "Rx FL:", "Tx FL:", "Pstruct FL:", 6564 "Tx payload:", "Rx payload:", "LE hash:", "iSCSI region:", 6565 "TDDP region:", "TPT region:", "STAG region:", "RQ region:", 6566 "RQUDP region:", "PBL region:", "TXPBL region:", 6567 "DBVFIFO region:", "ULPRX state:", "ULPTX state:", 6568 "On-chip queues:" 6569 }; 6570 struct mem_desc avail[4]; 6571 struct mem_desc mem[nitems(region) + 3]; /* up to 3 holes */ 6572 struct mem_desc *md = mem; 6573 6574 rc = sysctl_wire_old_buffer(req, 0); 6575 if (rc != 0) 6576 return (rc); 6577 6578 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 6579 if (sb == NULL) 6580 return (ENOMEM); 6581 6582 for (i = 0; i < nitems(mem); i++) { 6583 mem[i].limit = 0; 6584 mem[i].idx = i; 6585 } 6586 6587 /* Find and sort the populated memory ranges */ 6588 i = 0; 6589 lo = t4_read_reg(sc, A_MA_TARGET_MEM_ENABLE); 6590 if (lo & F_EDRAM0_ENABLE) { 6591 hi = t4_read_reg(sc, A_MA_EDRAM0_BAR); 6592 avail[i].base = G_EDRAM0_BASE(hi) << 20; 6593 avail[i].limit = avail[i].base + (G_EDRAM0_SIZE(hi) << 20); 6594 avail[i].idx = 0; 6595 i++; 6596 } 6597 if (lo & F_EDRAM1_ENABLE) { 6598 hi = t4_read_reg(sc, A_MA_EDRAM1_BAR); 6599 avail[i].base = G_EDRAM1_BASE(hi) << 20; 6600 avail[i].limit = avail[i].base + (G_EDRAM1_SIZE(hi) << 20); 6601 avail[i].idx = 1; 6602 i++; 6603 } 6604 if (lo & F_EXT_MEM_ENABLE) { 6605 hi = t4_read_reg(sc, A_MA_EXT_MEMORY_BAR); 6606 avail[i].base = G_EXT_MEM_BASE(hi) << 20; 6607 avail[i].limit = avail[i].base + 6608 (G_EXT_MEM_SIZE(hi) << 20); 6609 avail[i].idx = is_t5(sc) ? 3 : 2; /* Call it MC0 for T5 */ 6610 i++; 6611 } 6612 if (is_t5(sc) && lo & F_EXT_MEM1_ENABLE) { 6613 hi = t4_read_reg(sc, A_MA_EXT_MEMORY1_BAR); 6614 avail[i].base = G_EXT_MEM1_BASE(hi) << 20; 6615 avail[i].limit = avail[i].base + 6616 (G_EXT_MEM1_SIZE(hi) << 20); 6617 avail[i].idx = 4; 6618 i++; 6619 } 6620 if (!i) /* no memory available */ 6621 return 0; 6622 qsort(avail, i, sizeof(struct mem_desc), mem_desc_cmp); 6623 6624 (md++)->base = t4_read_reg(sc, A_SGE_DBQ_CTXT_BADDR); 6625 (md++)->base = t4_read_reg(sc, A_SGE_IMSG_CTXT_BADDR); 6626 (md++)->base = t4_read_reg(sc, A_SGE_FLM_CACHE_BADDR); 6627 (md++)->base = t4_read_reg(sc, A_TP_CMM_TCB_BASE); 6628 (md++)->base = t4_read_reg(sc, A_TP_CMM_MM_BASE); 6629 (md++)->base = t4_read_reg(sc, A_TP_CMM_TIMER_BASE); 6630 (md++)->base = t4_read_reg(sc, A_TP_CMM_MM_RX_FLST_BASE); 6631 (md++)->base = t4_read_reg(sc, A_TP_CMM_MM_TX_FLST_BASE); 6632 (md++)->base = t4_read_reg(sc, A_TP_CMM_MM_PS_FLST_BASE); 6633 6634 /* the next few have explicit upper bounds */ 6635 md->base = t4_read_reg(sc, A_TP_PMM_TX_BASE); 6636 md->limit = md->base - 1 + 6637 t4_read_reg(sc, A_TP_PMM_TX_PAGE_SIZE) * 6638 G_PMTXMAXPAGE(t4_read_reg(sc, A_TP_PMM_TX_MAX_PAGE)); 6639 md++; 6640 6641 md->base = t4_read_reg(sc, A_TP_PMM_RX_BASE); 6642 md->limit = md->base - 1 + 6643 t4_read_reg(sc, A_TP_PMM_RX_PAGE_SIZE) * 6644 G_PMRXMAXPAGE(t4_read_reg(sc, A_TP_PMM_RX_MAX_PAGE)); 6645 md++; 6646 6647 if (t4_read_reg(sc, A_LE_DB_CONFIG) & F_HASHEN) { 6648 if (chip_id(sc) <= CHELSIO_T5) 6649 md->base = t4_read_reg(sc, A_LE_DB_HASH_TID_BASE); 6650 else 6651 md->base = t4_read_reg(sc, A_LE_DB_HASH_TBL_BASE_ADDR); 6652 md->limit = 0; 6653 } else { 6654 md->base = 0; 6655 md->idx = nitems(region); /* hide it */ 6656 } 6657 md++; 6658 6659#define ulp_region(reg) \ 6660 md->base = t4_read_reg(sc, A_ULP_ ## reg ## _LLIMIT);\ 6661 (md++)->limit = t4_read_reg(sc, A_ULP_ ## reg ## _ULIMIT) 6662 6663 ulp_region(RX_ISCSI); 6664 ulp_region(RX_TDDP); 6665 ulp_region(TX_TPT); 6666 ulp_region(RX_STAG); 6667 ulp_region(RX_RQ); 6668 ulp_region(RX_RQUDP); 6669 ulp_region(RX_PBL); 6670 ulp_region(TX_PBL); 6671#undef ulp_region 6672 6673 md->base = 0; 6674 md->idx = nitems(region); 6675 if (!is_t4(sc)) { 6676 uint32_t size = 0; 6677 uint32_t sge_ctrl = t4_read_reg(sc, A_SGE_CONTROL2); 6678 uint32_t fifo_size = t4_read_reg(sc, A_SGE_DBVFIFO_SIZE); 6679 6680 if (is_t5(sc)) { 6681 if (sge_ctrl & F_VFIFO_ENABLE) 6682 size = G_DBVFIFO_SIZE(fifo_size); 6683 } else 6684 size = G_T6_DBVFIFO_SIZE(fifo_size); 6685 6686 if (size) { 6687 md->base = G_BASEADDR(t4_read_reg(sc, 6688 A_SGE_DBVFIFO_BADDR)); 6689 md->limit = md->base + (size << 2) - 1; 6690 } 6691 } 6692 md++; 6693 6694 md->base = t4_read_reg(sc, A_ULP_RX_CTX_BASE); 6695 md->limit = 0; 6696 md++; 6697 md->base = t4_read_reg(sc, A_ULP_TX_ERR_TABLE_BASE); 6698 md->limit = 0; 6699 md++; 6700 6701 md->base = sc->vres.ocq.start; 6702 if (sc->vres.ocq.size) 6703 md->limit = md->base + sc->vres.ocq.size - 1; 6704 else 6705 md->idx = nitems(region); /* hide it */ 6706 md++; 6707 6708 /* add any address-space holes, there can be up to 3 */ 6709 for (n = 0; n < i - 1; n++) 6710 if (avail[n].limit < avail[n + 1].base) 6711 (md++)->base = avail[n].limit; 6712 if (avail[n].limit) 6713 (md++)->base = avail[n].limit; 6714 6715 n = md - mem; 6716 qsort(mem, n, sizeof(struct mem_desc), mem_desc_cmp); 6717 6718 for (lo = 0; lo < i; lo++) 6719 mem_region_show(sb, memory[avail[lo].idx], avail[lo].base, 6720 avail[lo].limit - 1); 6721 6722 sbuf_printf(sb, "\n"); 6723 for (i = 0; i < n; i++) { 6724 if (mem[i].idx >= nitems(region)) 6725 continue; /* skip holes */ 6726 if (!mem[i].limit) 6727 mem[i].limit = i < n - 1 ? mem[i + 1].base - 1 : ~0; 6728 mem_region_show(sb, region[mem[i].idx], mem[i].base, 6729 mem[i].limit); 6730 } 6731 6732 sbuf_printf(sb, "\n"); 6733 lo = t4_read_reg(sc, A_CIM_SDRAM_BASE_ADDR); 6734 hi = t4_read_reg(sc, A_CIM_SDRAM_ADDR_SIZE) + lo - 1; 6735 mem_region_show(sb, "uP RAM:", lo, hi); 6736 6737 lo = t4_read_reg(sc, A_CIM_EXTMEM2_BASE_ADDR); 6738 hi = t4_read_reg(sc, A_CIM_EXTMEM2_ADDR_SIZE) + lo - 1; 6739 mem_region_show(sb, "uP Extmem2:", lo, hi); 6740 6741 lo = t4_read_reg(sc, A_TP_PMM_RX_MAX_PAGE); 6742 sbuf_printf(sb, "\n%u Rx pages of size %uKiB for %u channels\n", 6743 G_PMRXMAXPAGE(lo), 6744 t4_read_reg(sc, A_TP_PMM_RX_PAGE_SIZE) >> 10, 6745 (lo & F_PMRXNUMCHN) ? 2 : 1); 6746 6747 lo = t4_read_reg(sc, A_TP_PMM_TX_MAX_PAGE); 6748 hi = t4_read_reg(sc, A_TP_PMM_TX_PAGE_SIZE); 6749 sbuf_printf(sb, "%u Tx pages of size %u%ciB for %u channels\n", 6750 G_PMTXMAXPAGE(lo), 6751 hi >= (1 << 20) ? (hi >> 20) : (hi >> 10), 6752 hi >= (1 << 20) ? 'M' : 'K', 1 << G_PMTXNUMCHN(lo)); 6753 sbuf_printf(sb, "%u p-structs\n", 6754 t4_read_reg(sc, A_TP_CMM_MM_MAX_PSTRUCT)); 6755 6756 for (i = 0; i < 4; i++) { 6757 if (chip_id(sc) > CHELSIO_T5) 6758 lo = t4_read_reg(sc, A_MPS_RX_MAC_BG_PG_CNT0 + i * 4); 6759 else 6760 lo = t4_read_reg(sc, A_MPS_RX_PG_RSV0 + i * 4); 6761 if (is_t5(sc)) { 6762 used = G_T5_USED(lo); 6763 alloc = G_T5_ALLOC(lo); 6764 } else { 6765 used = G_USED(lo); 6766 alloc = G_ALLOC(lo); 6767 } 6768 /* For T6 these are MAC buffer groups */ 6769 sbuf_printf(sb, "\nPort %d using %u pages out of %u allocated", 6770 i, used, alloc); 6771 } 6772 for (i = 0; i < sc->chip_params->nchan; i++) { 6773 if (chip_id(sc) > CHELSIO_T5) 6774 lo = t4_read_reg(sc, A_MPS_RX_LPBK_BG_PG_CNT0 + i * 4); 6775 else 6776 lo = t4_read_reg(sc, A_MPS_RX_PG_RSV4 + i * 4); 6777 if (is_t5(sc)) { 6778 used = G_T5_USED(lo); 6779 alloc = G_T5_ALLOC(lo); 6780 } else { 6781 used = G_USED(lo); 6782 alloc = G_ALLOC(lo); 6783 } 6784 /* For T6 these are MAC buffer groups */ 6785 sbuf_printf(sb, 6786 "\nLoopback %d using %u pages out of %u allocated", 6787 i, used, alloc); 6788 } 6789 6790 rc = sbuf_finish(sb); 6791 sbuf_delete(sb); 6792 6793 return (rc); 6794} 6795 6796static inline void 6797tcamxy2valmask(uint64_t x, uint64_t y, uint8_t *addr, uint64_t *mask) 6798{ 6799 *mask = x | y; 6800 y = htobe64(y); 6801 memcpy(addr, (char *)&y + 2, ETHER_ADDR_LEN); 6802} 6803 6804static int 6805sysctl_mps_tcam(SYSCTL_HANDLER_ARGS) 6806{ 6807 struct adapter *sc = arg1; 6808 struct sbuf *sb; 6809 int rc, i; 6810 6811 MPASS(chip_id(sc) <= CHELSIO_T5); 6812 6813 rc = sysctl_wire_old_buffer(req, 0); 6814 if (rc != 0) 6815 return (rc); 6816 6817 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 6818 if (sb == NULL) 6819 return (ENOMEM); 6820 6821 sbuf_printf(sb, 6822 "Idx Ethernet address Mask Vld Ports PF" 6823 " VF Replication P0 P1 P2 P3 ML"); 6824 for (i = 0; i < sc->chip_params->mps_tcam_size; i++) { 6825 uint64_t tcamx, tcamy, mask; 6826 uint32_t cls_lo, cls_hi; 6827 uint8_t addr[ETHER_ADDR_LEN]; 6828 6829 tcamy = t4_read_reg64(sc, MPS_CLS_TCAM_Y_L(i)); 6830 tcamx = t4_read_reg64(sc, MPS_CLS_TCAM_X_L(i)); 6831 if (tcamx & tcamy) 6832 continue; 6833 tcamxy2valmask(tcamx, tcamy, addr, &mask); 6834 cls_lo = t4_read_reg(sc, MPS_CLS_SRAM_L(i)); 6835 cls_hi = t4_read_reg(sc, MPS_CLS_SRAM_H(i)); 6836 sbuf_printf(sb, "\n%3u %02x:%02x:%02x:%02x:%02x:%02x %012jx" 6837 " %c %#x%4u%4d", i, addr[0], addr[1], addr[2], 6838 addr[3], addr[4], addr[5], (uintmax_t)mask, 6839 (cls_lo & F_SRAM_VLD) ? 'Y' : 'N', 6840 G_PORTMAP(cls_hi), G_PF(cls_lo), 6841 (cls_lo & F_VF_VALID) ? G_VF(cls_lo) : -1); 6842 6843 if (cls_lo & F_REPLICATE) { 6844 struct fw_ldst_cmd ldst_cmd; 6845 6846 memset(&ldst_cmd, 0, sizeof(ldst_cmd)); 6847 ldst_cmd.op_to_addrspace = 6848 htobe32(V_FW_CMD_OP(FW_LDST_CMD) | 6849 F_FW_CMD_REQUEST | F_FW_CMD_READ | 6850 V_FW_LDST_CMD_ADDRSPACE(FW_LDST_ADDRSPC_MPS)); 6851 ldst_cmd.cycles_to_len16 = htobe32(FW_LEN16(ldst_cmd)); 6852 ldst_cmd.u.mps.rplc.fid_idx = 6853 htobe16(V_FW_LDST_CMD_FID(FW_LDST_MPS_RPLC) | 6854 V_FW_LDST_CMD_IDX(i)); 6855 6856 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, 6857 "t4mps"); 6858 if (rc) 6859 break; 6860 rc = -t4_wr_mbox(sc, sc->mbox, &ldst_cmd, 6861 sizeof(ldst_cmd), &ldst_cmd); 6862 end_synchronized_op(sc, 0); 6863 6864 if (rc != 0) { 6865 sbuf_printf(sb, "%36d", rc); 6866 rc = 0; 6867 } else { 6868 sbuf_printf(sb, " %08x %08x %08x %08x", 6869 be32toh(ldst_cmd.u.mps.rplc.rplc127_96), 6870 be32toh(ldst_cmd.u.mps.rplc.rplc95_64), 6871 be32toh(ldst_cmd.u.mps.rplc.rplc63_32), 6872 be32toh(ldst_cmd.u.mps.rplc.rplc31_0)); 6873 } 6874 } else 6875 sbuf_printf(sb, "%36s", ""); 6876 6877 sbuf_printf(sb, "%4u%3u%3u%3u %#3x", G_SRAM_PRIO0(cls_lo), 6878 G_SRAM_PRIO1(cls_lo), G_SRAM_PRIO2(cls_lo), 6879 G_SRAM_PRIO3(cls_lo), (cls_lo >> S_MULTILISTEN0) & 0xf); 6880 } 6881 6882 if (rc) 6883 (void) sbuf_finish(sb); 6884 else 6885 rc = sbuf_finish(sb); 6886 sbuf_delete(sb); 6887 6888 return (rc); 6889} 6890 6891static int 6892sysctl_mps_tcam_t6(SYSCTL_HANDLER_ARGS) 6893{ 6894 struct adapter *sc = arg1; 6895 struct sbuf *sb; 6896 int rc, i; 6897 6898 MPASS(chip_id(sc) > CHELSIO_T5); 6899 6900 rc = sysctl_wire_old_buffer(req, 0); 6901 if (rc != 0) 6902 return (rc); 6903 6904 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 6905 if (sb == NULL) 6906 return (ENOMEM); 6907 6908 sbuf_printf(sb, "Idx Ethernet address Mask VNI Mask" 6909 " IVLAN Vld DIP_Hit Lookup Port Vld Ports PF VF" 6910 " Replication" 6911 " P0 P1 P2 P3 ML\n"); 6912 6913 for (i = 0; i < sc->chip_params->mps_tcam_size; i++) { 6914 uint8_t dip_hit, vlan_vld, lookup_type, port_num; 6915 uint16_t ivlan; 6916 uint64_t tcamx, tcamy, val, mask; 6917 uint32_t cls_lo, cls_hi, ctl, data2, vnix, vniy; 6918 uint8_t addr[ETHER_ADDR_LEN]; 6919 6920 ctl = V_CTLREQID(1) | V_CTLCMDTYPE(0) | V_CTLXYBITSEL(0); 6921 if (i < 256) 6922 ctl |= V_CTLTCAMINDEX(i) | V_CTLTCAMSEL(0); 6923 else 6924 ctl |= V_CTLTCAMINDEX(i - 256) | V_CTLTCAMSEL(1); 6925 t4_write_reg(sc, A_MPS_CLS_TCAM_DATA2_CTL, ctl); 6926 val = t4_read_reg(sc, A_MPS_CLS_TCAM_RDATA1_REQ_ID1); 6927 tcamy = G_DMACH(val) << 32; 6928 tcamy |= t4_read_reg(sc, A_MPS_CLS_TCAM_RDATA0_REQ_ID1); 6929 data2 = t4_read_reg(sc, A_MPS_CLS_TCAM_RDATA2_REQ_ID1); 6930 lookup_type = G_DATALKPTYPE(data2); 6931 port_num = G_DATAPORTNUM(data2); 6932 if (lookup_type && lookup_type != M_DATALKPTYPE) { 6933 /* Inner header VNI */ 6934 vniy = ((data2 & F_DATAVIDH2) << 23) | 6935 (G_DATAVIDH1(data2) << 16) | G_VIDL(val); 6936 dip_hit = data2 & F_DATADIPHIT; 6937 vlan_vld = 0; 6938 } else { 6939 vniy = 0; 6940 dip_hit = 0; 6941 vlan_vld = data2 & F_DATAVIDH2; 6942 ivlan = G_VIDL(val); 6943 } 6944 6945 ctl |= V_CTLXYBITSEL(1); 6946 t4_write_reg(sc, A_MPS_CLS_TCAM_DATA2_CTL, ctl); 6947 val = t4_read_reg(sc, A_MPS_CLS_TCAM_RDATA1_REQ_ID1); 6948 tcamx = G_DMACH(val) << 32; 6949 tcamx |= t4_read_reg(sc, A_MPS_CLS_TCAM_RDATA0_REQ_ID1); 6950 data2 = t4_read_reg(sc, A_MPS_CLS_TCAM_RDATA2_REQ_ID1); 6951 if (lookup_type && lookup_type != M_DATALKPTYPE) { 6952 /* Inner header VNI mask */ 6953 vnix = ((data2 & F_DATAVIDH2) << 23) | 6954 (G_DATAVIDH1(data2) << 16) | G_VIDL(val); 6955 } else 6956 vnix = 0; 6957 6958 if (tcamx & tcamy) 6959 continue; 6960 tcamxy2valmask(tcamx, tcamy, addr, &mask); 6961 6962 cls_lo = t4_read_reg(sc, MPS_CLS_SRAM_L(i)); 6963 cls_hi = t4_read_reg(sc, MPS_CLS_SRAM_H(i)); 6964 6965 if (lookup_type && lookup_type != M_DATALKPTYPE) { 6966 sbuf_printf(sb, "\n%3u %02x:%02x:%02x:%02x:%02x:%02x " 6967 "%012jx %06x %06x - - %3c" 6968 " 'I' %4x %3c %#x%4u%4d", i, addr[0], 6969 addr[1], addr[2], addr[3], addr[4], addr[5], 6970 (uintmax_t)mask, vniy, vnix, dip_hit ? 'Y' : 'N', 6971 port_num, cls_lo & F_T6_SRAM_VLD ? 'Y' : 'N', 6972 G_PORTMAP(cls_hi), G_T6_PF(cls_lo), 6973 cls_lo & F_T6_VF_VALID ? G_T6_VF(cls_lo) : -1); 6974 } else { 6975 sbuf_printf(sb, "\n%3u %02x:%02x:%02x:%02x:%02x:%02x " 6976 "%012jx - - ", i, addr[0], addr[1], 6977 addr[2], addr[3], addr[4], addr[5], 6978 (uintmax_t)mask); 6979 6980 if (vlan_vld) 6981 sbuf_printf(sb, "%4u Y ", ivlan); 6982 else 6983 sbuf_printf(sb, " - N "); 6984 6985 sbuf_printf(sb, "- %3c %4x %3c %#x%4u%4d", 6986 lookup_type ? 'I' : 'O', port_num, 6987 cls_lo & F_T6_SRAM_VLD ? 'Y' : 'N', 6988 G_PORTMAP(cls_hi), G_T6_PF(cls_lo), 6989 cls_lo & F_T6_VF_VALID ? G_T6_VF(cls_lo) : -1); 6990 } 6991 6992 6993 if (cls_lo & F_T6_REPLICATE) { 6994 struct fw_ldst_cmd ldst_cmd; 6995 6996 memset(&ldst_cmd, 0, sizeof(ldst_cmd)); 6997 ldst_cmd.op_to_addrspace = 6998 htobe32(V_FW_CMD_OP(FW_LDST_CMD) | 6999 F_FW_CMD_REQUEST | F_FW_CMD_READ | 7000 V_FW_LDST_CMD_ADDRSPACE(FW_LDST_ADDRSPC_MPS)); 7001 ldst_cmd.cycles_to_len16 = htobe32(FW_LEN16(ldst_cmd)); 7002 ldst_cmd.u.mps.rplc.fid_idx = 7003 htobe16(V_FW_LDST_CMD_FID(FW_LDST_MPS_RPLC) | 7004 V_FW_LDST_CMD_IDX(i)); 7005 7006 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, 7007 "t6mps"); 7008 if (rc) 7009 break; 7010 rc = -t4_wr_mbox(sc, sc->mbox, &ldst_cmd, 7011 sizeof(ldst_cmd), &ldst_cmd); 7012 end_synchronized_op(sc, 0); 7013 7014 if (rc != 0) { 7015 sbuf_printf(sb, "%72d", rc); 7016 rc = 0; 7017 } else { 7018 sbuf_printf(sb, " %08x %08x %08x %08x" 7019 " %08x %08x %08x %08x", 7020 be32toh(ldst_cmd.u.mps.rplc.rplc255_224), 7021 be32toh(ldst_cmd.u.mps.rplc.rplc223_192), 7022 be32toh(ldst_cmd.u.mps.rplc.rplc191_160), 7023 be32toh(ldst_cmd.u.mps.rplc.rplc159_128), 7024 be32toh(ldst_cmd.u.mps.rplc.rplc127_96), 7025 be32toh(ldst_cmd.u.mps.rplc.rplc95_64), 7026 be32toh(ldst_cmd.u.mps.rplc.rplc63_32), 7027 be32toh(ldst_cmd.u.mps.rplc.rplc31_0)); 7028 } 7029 } else 7030 sbuf_printf(sb, "%72s", ""); 7031 7032 sbuf_printf(sb, "%4u%3u%3u%3u %#x", 7033 G_T6_SRAM_PRIO0(cls_lo), G_T6_SRAM_PRIO1(cls_lo), 7034 G_T6_SRAM_PRIO2(cls_lo), G_T6_SRAM_PRIO3(cls_lo), 7035 (cls_lo >> S_T6_MULTILISTEN0) & 0xf); 7036 } 7037 7038 if (rc) 7039 (void) sbuf_finish(sb); 7040 else 7041 rc = sbuf_finish(sb); 7042 sbuf_delete(sb); 7043 7044 return (rc); 7045} 7046 7047static int 7048sysctl_path_mtus(SYSCTL_HANDLER_ARGS) 7049{ 7050 struct adapter *sc = arg1; 7051 struct sbuf *sb; 7052 int rc; 7053 uint16_t mtus[NMTUS]; 7054 7055 rc = sysctl_wire_old_buffer(req, 0); 7056 if (rc != 0) 7057 return (rc); 7058 7059 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 7060 if (sb == NULL) 7061 return (ENOMEM); 7062 7063 t4_read_mtu_tbl(sc, mtus, NULL); 7064 7065 sbuf_printf(sb, "%u %u %u %u %u %u %u %u %u %u %u %u %u %u %u %u", 7066 mtus[0], mtus[1], mtus[2], mtus[3], mtus[4], mtus[5], mtus[6], 7067 mtus[7], mtus[8], mtus[9], mtus[10], mtus[11], mtus[12], mtus[13], 7068 mtus[14], mtus[15]); 7069 7070 rc = sbuf_finish(sb); 7071 sbuf_delete(sb); 7072 7073 return (rc); 7074} 7075 7076static int 7077sysctl_pm_stats(SYSCTL_HANDLER_ARGS) 7078{ 7079 struct adapter *sc = arg1; 7080 struct sbuf *sb; 7081 int rc, i; 7082 uint32_t tx_cnt[MAX_PM_NSTATS], rx_cnt[MAX_PM_NSTATS]; 7083 uint64_t tx_cyc[MAX_PM_NSTATS], rx_cyc[MAX_PM_NSTATS]; 7084 static const char *tx_stats[MAX_PM_NSTATS] = { 7085 "Read:", "Write bypass:", "Write mem:", "Bypass + mem:", 7086 "Tx FIFO wait", NULL, "Tx latency" 7087 }; 7088 static const char *rx_stats[MAX_PM_NSTATS] = { 7089 "Read:", "Write bypass:", "Write mem:", "Flush:", 7090 "Rx FIFO wait", NULL, "Rx latency" 7091 }; 7092 7093 rc = sysctl_wire_old_buffer(req, 0); 7094 if (rc != 0) 7095 return (rc); 7096 7097 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 7098 if (sb == NULL) 7099 return (ENOMEM); 7100 7101 t4_pmtx_get_stats(sc, tx_cnt, tx_cyc); 7102 t4_pmrx_get_stats(sc, rx_cnt, rx_cyc); 7103 7104 sbuf_printf(sb, " Tx pcmds Tx bytes"); 7105 for (i = 0; i < 4; i++) { 7106 sbuf_printf(sb, "\n%-13s %10u %20ju", tx_stats[i], tx_cnt[i], 7107 tx_cyc[i]); 7108 } 7109 7110 sbuf_printf(sb, "\n Rx pcmds Rx bytes"); 7111 for (i = 0; i < 4; i++) { 7112 sbuf_printf(sb, "\n%-13s %10u %20ju", rx_stats[i], rx_cnt[i], 7113 rx_cyc[i]); 7114 } 7115 7116 if (chip_id(sc) > CHELSIO_T5) { 7117 sbuf_printf(sb, 7118 "\n Total wait Total occupancy"); 7119 sbuf_printf(sb, "\n%-13s %10u %20ju", tx_stats[i], tx_cnt[i], 7120 tx_cyc[i]); 7121 sbuf_printf(sb, "\n%-13s %10u %20ju", rx_stats[i], rx_cnt[i], 7122 rx_cyc[i]); 7123 7124 i += 2; 7125 MPASS(i < nitems(tx_stats)); 7126 7127 sbuf_printf(sb, 7128 "\n Reads Total wait"); 7129 sbuf_printf(sb, "\n%-13s %10u %20ju", tx_stats[i], tx_cnt[i], 7130 tx_cyc[i]); 7131 sbuf_printf(sb, "\n%-13s %10u %20ju", rx_stats[i], rx_cnt[i], 7132 rx_cyc[i]); 7133 } 7134 7135 rc = sbuf_finish(sb); 7136 sbuf_delete(sb); 7137 7138 return (rc); 7139} 7140 7141static int 7142sysctl_rdma_stats(SYSCTL_HANDLER_ARGS) 7143{ 7144 struct adapter *sc = arg1; 7145 struct sbuf *sb; 7146 int rc; 7147 struct tp_rdma_stats stats; 7148 7149 rc = sysctl_wire_old_buffer(req, 0); 7150 if (rc != 0) 7151 return (rc); 7152 7153 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 7154 if (sb == NULL) 7155 return (ENOMEM); 7156 7157 mtx_lock(&sc->reg_lock); 7158 t4_tp_get_rdma_stats(sc, &stats); 7159 mtx_unlock(&sc->reg_lock); 7160 7161 sbuf_printf(sb, "NoRQEModDefferals: %u\n", stats.rqe_dfr_mod); 7162 sbuf_printf(sb, "NoRQEPktDefferals: %u", stats.rqe_dfr_pkt); 7163 7164 rc = sbuf_finish(sb); 7165 sbuf_delete(sb); 7166 7167 return (rc); 7168} 7169 7170static int 7171sysctl_tcp_stats(SYSCTL_HANDLER_ARGS) 7172{ 7173 struct adapter *sc = arg1; 7174 struct sbuf *sb; 7175 int rc; 7176 struct tp_tcp_stats v4, v6; 7177 7178 rc = sysctl_wire_old_buffer(req, 0); 7179 if (rc != 0) 7180 return (rc); 7181 7182 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 7183 if (sb == NULL) 7184 return (ENOMEM); 7185 7186 mtx_lock(&sc->reg_lock); 7187 t4_tp_get_tcp_stats(sc, &v4, &v6); 7188 mtx_unlock(&sc->reg_lock); 7189 7190 sbuf_printf(sb, 7191 " IP IPv6\n"); 7192 sbuf_printf(sb, "OutRsts: %20u %20u\n", 7193 v4.tcp_out_rsts, v6.tcp_out_rsts); 7194 sbuf_printf(sb, "InSegs: %20ju %20ju\n", 7195 v4.tcp_in_segs, v6.tcp_in_segs); 7196 sbuf_printf(sb, "OutSegs: %20ju %20ju\n", 7197 v4.tcp_out_segs, v6.tcp_out_segs); 7198 sbuf_printf(sb, "RetransSegs: %20ju %20ju", 7199 v4.tcp_retrans_segs, v6.tcp_retrans_segs); 7200 7201 rc = sbuf_finish(sb); 7202 sbuf_delete(sb); 7203 7204 return (rc); 7205} 7206 7207static int 7208sysctl_tids(SYSCTL_HANDLER_ARGS) 7209{ 7210 struct adapter *sc = arg1; 7211 struct sbuf *sb; 7212 int rc; 7213 struct tid_info *t = &sc->tids; 7214 7215 rc = sysctl_wire_old_buffer(req, 0); 7216 if (rc != 0) 7217 return (rc); 7218 7219 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 7220 if (sb == NULL) 7221 return (ENOMEM); 7222 7223 if (t->natids) { 7224 sbuf_printf(sb, "ATID range: 0-%u, in use: %u\n", t->natids - 1, 7225 t->atids_in_use); 7226 } 7227 7228 if (t->ntids) { 7229 sbuf_printf(sb, "TID range: "); 7230 if (t4_read_reg(sc, A_LE_DB_CONFIG) & F_HASHEN) { 7231 uint32_t b, hb; 7232 7233 if (chip_id(sc) <= CHELSIO_T5) { 7234 b = t4_read_reg(sc, A_LE_DB_SERVER_INDEX) / 4; 7235 hb = t4_read_reg(sc, A_LE_DB_TID_HASHBASE) / 4; 7236 } else { 7237 b = t4_read_reg(sc, A_LE_DB_SRVR_START_INDEX); 7238 hb = t4_read_reg(sc, A_T6_LE_DB_HASH_TID_BASE); 7239 } 7240 7241 if (b) 7242 sbuf_printf(sb, "0-%u, ", b - 1); 7243 sbuf_printf(sb, "%u-%u", hb, t->ntids - 1); 7244 } else 7245 sbuf_printf(sb, "0-%u", t->ntids - 1); 7246 sbuf_printf(sb, ", in use: %u\n", 7247 atomic_load_acq_int(&t->tids_in_use)); 7248 } 7249 7250 if (t->nstids) { 7251 sbuf_printf(sb, "STID range: %u-%u, in use: %u\n", t->stid_base, 7252 t->stid_base + t->nstids - 1, t->stids_in_use); 7253 } 7254 7255 if (t->nftids) { 7256 sbuf_printf(sb, "FTID range: %u-%u\n", t->ftid_base, 7257 t->ftid_base + t->nftids - 1); 7258 } 7259 7260 if (t->netids) { 7261 sbuf_printf(sb, "ETID range: %u-%u\n", t->etid_base, 7262 t->etid_base + t->netids - 1); 7263 } 7264 7265 sbuf_printf(sb, "HW TID usage: %u IP users, %u IPv6 users", 7266 t4_read_reg(sc, A_LE_DB_ACT_CNT_IPV4), 7267 t4_read_reg(sc, A_LE_DB_ACT_CNT_IPV6)); 7268 7269 rc = sbuf_finish(sb); 7270 sbuf_delete(sb); 7271 7272 return (rc); 7273} 7274 7275static int 7276sysctl_tp_err_stats(SYSCTL_HANDLER_ARGS) 7277{ 7278 struct adapter *sc = arg1; 7279 struct sbuf *sb; 7280 int rc; 7281 struct tp_err_stats stats; 7282 7283 rc = sysctl_wire_old_buffer(req, 0); 7284 if (rc != 0) 7285 return (rc); 7286 7287 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 7288 if (sb == NULL) 7289 return (ENOMEM); 7290 7291 mtx_lock(&sc->reg_lock); 7292 t4_tp_get_err_stats(sc, &stats); 7293 mtx_unlock(&sc->reg_lock); 7294 7295 if (sc->chip_params->nchan > 2) { 7296 sbuf_printf(sb, " channel 0 channel 1" 7297 " channel 2 channel 3\n"); 7298 sbuf_printf(sb, "macInErrs: %10u %10u %10u %10u\n", 7299 stats.mac_in_errs[0], stats.mac_in_errs[1], 7300 stats.mac_in_errs[2], stats.mac_in_errs[3]); 7301 sbuf_printf(sb, "hdrInErrs: %10u %10u %10u %10u\n", 7302 stats.hdr_in_errs[0], stats.hdr_in_errs[1], 7303 stats.hdr_in_errs[2], stats.hdr_in_errs[3]); 7304 sbuf_printf(sb, "tcpInErrs: %10u %10u %10u %10u\n", 7305 stats.tcp_in_errs[0], stats.tcp_in_errs[1], 7306 stats.tcp_in_errs[2], stats.tcp_in_errs[3]); 7307 sbuf_printf(sb, "tcp6InErrs: %10u %10u %10u %10u\n", 7308 stats.tcp6_in_errs[0], stats.tcp6_in_errs[1], 7309 stats.tcp6_in_errs[2], stats.tcp6_in_errs[3]); 7310 sbuf_printf(sb, "tnlCongDrops: %10u %10u %10u %10u\n", 7311 stats.tnl_cong_drops[0], stats.tnl_cong_drops[1], 7312 stats.tnl_cong_drops[2], stats.tnl_cong_drops[3]); 7313 sbuf_printf(sb, "tnlTxDrops: %10u %10u %10u %10u\n", 7314 stats.tnl_tx_drops[0], stats.tnl_tx_drops[1], 7315 stats.tnl_tx_drops[2], stats.tnl_tx_drops[3]); 7316 sbuf_printf(sb, "ofldVlanDrops: %10u %10u %10u %10u\n", 7317 stats.ofld_vlan_drops[0], stats.ofld_vlan_drops[1], 7318 stats.ofld_vlan_drops[2], stats.ofld_vlan_drops[3]); 7319 sbuf_printf(sb, "ofldChanDrops: %10u %10u %10u %10u\n\n", 7320 stats.ofld_chan_drops[0], stats.ofld_chan_drops[1], 7321 stats.ofld_chan_drops[2], stats.ofld_chan_drops[3]); 7322 } else { 7323 sbuf_printf(sb, " channel 0 channel 1\n"); 7324 sbuf_printf(sb, "macInErrs: %10u %10u\n", 7325 stats.mac_in_errs[0], stats.mac_in_errs[1]); 7326 sbuf_printf(sb, "hdrInErrs: %10u %10u\n", 7327 stats.hdr_in_errs[0], stats.hdr_in_errs[1]); 7328 sbuf_printf(sb, "tcpInErrs: %10u %10u\n", 7329 stats.tcp_in_errs[0], stats.tcp_in_errs[1]); 7330 sbuf_printf(sb, "tcp6InErrs: %10u %10u\n", 7331 stats.tcp6_in_errs[0], stats.tcp6_in_errs[1]); 7332 sbuf_printf(sb, "tnlCongDrops: %10u %10u\n", 7333 stats.tnl_cong_drops[0], stats.tnl_cong_drops[1]); 7334 sbuf_printf(sb, "tnlTxDrops: %10u %10u\n", 7335 stats.tnl_tx_drops[0], stats.tnl_tx_drops[1]); 7336 sbuf_printf(sb, "ofldVlanDrops: %10u %10u\n", 7337 stats.ofld_vlan_drops[0], stats.ofld_vlan_drops[1]); 7338 sbuf_printf(sb, "ofldChanDrops: %10u %10u\n\n", 7339 stats.ofld_chan_drops[0], stats.ofld_chan_drops[1]); 7340 } 7341 7342 sbuf_printf(sb, "ofldNoNeigh: %u\nofldCongDefer: %u", 7343 stats.ofld_no_neigh, stats.ofld_cong_defer); 7344 7345 rc = sbuf_finish(sb); 7346 sbuf_delete(sb); 7347 7348 return (rc); 7349} 7350 7351static int 7352sysctl_tp_la_mask(SYSCTL_HANDLER_ARGS) 7353{ 7354 struct adapter *sc = arg1; 7355 struct tp_params *tpp = &sc->params.tp; 7356 u_int mask; 7357 int rc; 7358 7359 mask = tpp->la_mask >> 16; 7360 rc = sysctl_handle_int(oidp, &mask, 0, req); 7361 if (rc != 0 || req->newptr == NULL) 7362 return (rc); 7363 if (mask > 0xffff) 7364 return (EINVAL); 7365 tpp->la_mask = mask << 16; 7366 t4_set_reg_field(sc, A_TP_DBG_LA_CONFIG, 0xffff0000U, tpp->la_mask); 7367 7368 return (0); 7369} 7370 7371struct field_desc { 7372 const char *name; 7373 u_int start; 7374 u_int width; 7375}; 7376 7377static void 7378field_desc_show(struct sbuf *sb, uint64_t v, const struct field_desc *f) 7379{ 7380 char buf[32]; 7381 int line_size = 0; 7382 7383 while (f->name) { 7384 uint64_t mask = (1ULL << f->width) - 1; 7385 int len = snprintf(buf, sizeof(buf), "%s: %ju", f->name, 7386 ((uintmax_t)v >> f->start) & mask); 7387 7388 if (line_size + len >= 79) { 7389 line_size = 8; 7390 sbuf_printf(sb, "\n "); 7391 } 7392 sbuf_printf(sb, "%s ", buf); 7393 line_size += len + 1; 7394 f++; 7395 } 7396 sbuf_printf(sb, "\n"); 7397} 7398 7399static const struct field_desc tp_la0[] = { 7400 { "RcfOpCodeOut", 60, 4 }, 7401 { "State", 56, 4 }, 7402 { "WcfState", 52, 4 }, 7403 { "RcfOpcSrcOut", 50, 2 }, 7404 { "CRxError", 49, 1 }, 7405 { "ERxError", 48, 1 }, 7406 { "SanityFailed", 47, 1 }, 7407 { "SpuriousMsg", 46, 1 }, 7408 { "FlushInputMsg", 45, 1 }, 7409 { "FlushInputCpl", 44, 1 }, 7410 { "RssUpBit", 43, 1 }, 7411 { "RssFilterHit", 42, 1 }, 7412 { "Tid", 32, 10 }, 7413 { "InitTcb", 31, 1 }, 7414 { "LineNumber", 24, 7 }, 7415 { "Emsg", 23, 1 }, 7416 { "EdataOut", 22, 1 }, 7417 { "Cmsg", 21, 1 }, 7418 { "CdataOut", 20, 1 }, 7419 { "EreadPdu", 19, 1 }, 7420 { "CreadPdu", 18, 1 }, 7421 { "TunnelPkt", 17, 1 }, 7422 { "RcfPeerFin", 16, 1 }, 7423 { "RcfReasonOut", 12, 4 }, 7424 { "TxCchannel", 10, 2 }, 7425 { "RcfTxChannel", 8, 2 }, 7426 { "RxEchannel", 6, 2 }, 7427 { "RcfRxChannel", 5, 1 }, 7428 { "RcfDataOutSrdy", 4, 1 }, 7429 { "RxDvld", 3, 1 }, 7430 { "RxOoDvld", 2, 1 }, 7431 { "RxCongestion", 1, 1 }, 7432 { "TxCongestion", 0, 1 }, 7433 { NULL } 7434}; 7435 7436static const struct field_desc tp_la1[] = { 7437 { "CplCmdIn", 56, 8 }, 7438 { "CplCmdOut", 48, 8 }, 7439 { "ESynOut", 47, 1 }, 7440 { "EAckOut", 46, 1 }, 7441 { "EFinOut", 45, 1 }, 7442 { "ERstOut", 44, 1 }, 7443 { "SynIn", 43, 1 }, 7444 { "AckIn", 42, 1 }, 7445 { "FinIn", 41, 1 }, 7446 { "RstIn", 40, 1 }, 7447 { "DataIn", 39, 1 }, 7448 { "DataInVld", 38, 1 }, 7449 { "PadIn", 37, 1 }, 7450 { "RxBufEmpty", 36, 1 }, 7451 { "RxDdp", 35, 1 }, 7452 { "RxFbCongestion", 34, 1 }, 7453 { "TxFbCongestion", 33, 1 }, 7454 { "TxPktSumSrdy", 32, 1 }, 7455 { "RcfUlpType", 28, 4 }, 7456 { "Eread", 27, 1 }, 7457 { "Ebypass", 26, 1 }, 7458 { "Esave", 25, 1 }, 7459 { "Static0", 24, 1 }, 7460 { "Cread", 23, 1 }, 7461 { "Cbypass", 22, 1 }, 7462 { "Csave", 21, 1 }, 7463 { "CPktOut", 20, 1 }, 7464 { "RxPagePoolFull", 18, 2 }, 7465 { "RxLpbkPkt", 17, 1 }, 7466 { "TxLpbkPkt", 16, 1 }, 7467 { "RxVfValid", 15, 1 }, 7468 { "SynLearned", 14, 1 }, 7469 { "SetDelEntry", 13, 1 }, 7470 { "SetInvEntry", 12, 1 }, 7471 { "CpcmdDvld", 11, 1 }, 7472 { "CpcmdSave", 10, 1 }, 7473 { "RxPstructsFull", 8, 2 }, 7474 { "EpcmdDvld", 7, 1 }, 7475 { "EpcmdFlush", 6, 1 }, 7476 { "EpcmdTrimPrefix", 5, 1 }, 7477 { "EpcmdTrimPostfix", 4, 1 }, 7478 { "ERssIp4Pkt", 3, 1 }, 7479 { "ERssIp6Pkt", 2, 1 }, 7480 { "ERssTcpUdpPkt", 1, 1 }, 7481 { "ERssFceFipPkt", 0, 1 }, 7482 { NULL } 7483}; 7484 7485static const struct field_desc tp_la2[] = { 7486 { "CplCmdIn", 56, 8 }, 7487 { "MpsVfVld", 55, 1 }, 7488 { "MpsPf", 52, 3 }, 7489 { "MpsVf", 44, 8 }, 7490 { "SynIn", 43, 1 }, 7491 { "AckIn", 42, 1 }, 7492 { "FinIn", 41, 1 }, 7493 { "RstIn", 40, 1 }, 7494 { "DataIn", 39, 1 }, 7495 { "DataInVld", 38, 1 }, 7496 { "PadIn", 37, 1 }, 7497 { "RxBufEmpty", 36, 1 }, 7498 { "RxDdp", 35, 1 }, 7499 { "RxFbCongestion", 34, 1 }, 7500 { "TxFbCongestion", 33, 1 }, 7501 { "TxPktSumSrdy", 32, 1 }, 7502 { "RcfUlpType", 28, 4 }, 7503 { "Eread", 27, 1 }, 7504 { "Ebypass", 26, 1 }, 7505 { "Esave", 25, 1 }, 7506 { "Static0", 24, 1 }, 7507 { "Cread", 23, 1 }, 7508 { "Cbypass", 22, 1 }, 7509 { "Csave", 21, 1 }, 7510 { "CPktOut", 20, 1 }, 7511 { "RxPagePoolFull", 18, 2 }, 7512 { "RxLpbkPkt", 17, 1 }, 7513 { "TxLpbkPkt", 16, 1 }, 7514 { "RxVfValid", 15, 1 }, 7515 { "SynLearned", 14, 1 }, 7516 { "SetDelEntry", 13, 1 }, 7517 { "SetInvEntry", 12, 1 }, 7518 { "CpcmdDvld", 11, 1 }, 7519 { "CpcmdSave", 10, 1 }, 7520 { "RxPstructsFull", 8, 2 }, 7521 { "EpcmdDvld", 7, 1 }, 7522 { "EpcmdFlush", 6, 1 }, 7523 { "EpcmdTrimPrefix", 5, 1 }, 7524 { "EpcmdTrimPostfix", 4, 1 }, 7525 { "ERssIp4Pkt", 3, 1 }, 7526 { "ERssIp6Pkt", 2, 1 }, 7527 { "ERssTcpUdpPkt", 1, 1 }, 7528 { "ERssFceFipPkt", 0, 1 }, 7529 { NULL } 7530}; 7531 7532static void 7533tp_la_show(struct sbuf *sb, uint64_t *p, int idx) 7534{ 7535 7536 field_desc_show(sb, *p, tp_la0); 7537} 7538 7539static void 7540tp_la_show2(struct sbuf *sb, uint64_t *p, int idx) 7541{ 7542 7543 if (idx) 7544 sbuf_printf(sb, "\n"); 7545 field_desc_show(sb, p[0], tp_la0); 7546 if (idx < (TPLA_SIZE / 2 - 1) || p[1] != ~0ULL) 7547 field_desc_show(sb, p[1], tp_la0); 7548} 7549 7550static void 7551tp_la_show3(struct sbuf *sb, uint64_t *p, int idx) 7552{ 7553 7554 if (idx) 7555 sbuf_printf(sb, "\n"); 7556 field_desc_show(sb, p[0], tp_la0); 7557 if (idx < (TPLA_SIZE / 2 - 1) || p[1] != ~0ULL) 7558 field_desc_show(sb, p[1], (p[0] & (1 << 17)) ? tp_la2 : tp_la1); 7559} 7560 7561static int 7562sysctl_tp_la(SYSCTL_HANDLER_ARGS) 7563{ 7564 struct adapter *sc = arg1; 7565 struct sbuf *sb; 7566 uint64_t *buf, *p; 7567 int rc; 7568 u_int i, inc; 7569 void (*show_func)(struct sbuf *, uint64_t *, int); 7570 7571 rc = sysctl_wire_old_buffer(req, 0); 7572 if (rc != 0) 7573 return (rc); 7574 7575 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 7576 if (sb == NULL) 7577 return (ENOMEM); 7578 7579 buf = malloc(TPLA_SIZE * sizeof(uint64_t), M_CXGBE, M_ZERO | M_WAITOK); 7580 7581 t4_tp_read_la(sc, buf, NULL); 7582 p = buf; 7583 7584 switch (G_DBGLAMODE(t4_read_reg(sc, A_TP_DBG_LA_CONFIG))) { 7585 case 2: 7586 inc = 2; 7587 show_func = tp_la_show2; 7588 break; 7589 case 3: 7590 inc = 2; 7591 show_func = tp_la_show3; 7592 break; 7593 default: 7594 inc = 1; 7595 show_func = tp_la_show; 7596 } 7597 7598 for (i = 0; i < TPLA_SIZE / inc; i++, p += inc) 7599 (*show_func)(sb, p, i); 7600 7601 rc = sbuf_finish(sb); 7602 sbuf_delete(sb); 7603 free(buf, M_CXGBE); 7604 return (rc); 7605} 7606 7607static int 7608sysctl_tx_rate(SYSCTL_HANDLER_ARGS) 7609{ 7610 struct adapter *sc = arg1; 7611 struct sbuf *sb; 7612 int rc; 7613 u64 nrate[MAX_NCHAN], orate[MAX_NCHAN]; 7614 7615 rc = sysctl_wire_old_buffer(req, 0); 7616 if (rc != 0) 7617 return (rc); 7618 7619 sb = sbuf_new_for_sysctl(NULL, NULL, 256, req); 7620 if (sb == NULL) 7621 return (ENOMEM); 7622 7623 t4_get_chan_txrate(sc, nrate, orate); 7624 7625 if (sc->chip_params->nchan > 2) { 7626 sbuf_printf(sb, " channel 0 channel 1" 7627 " channel 2 channel 3\n"); 7628 sbuf_printf(sb, "NIC B/s: %10ju %10ju %10ju %10ju\n", 7629 nrate[0], nrate[1], nrate[2], nrate[3]); 7630 sbuf_printf(sb, "Offload B/s: %10ju %10ju %10ju %10ju", 7631 orate[0], orate[1], orate[2], orate[3]); 7632 } else { 7633 sbuf_printf(sb, " channel 0 channel 1\n"); 7634 sbuf_printf(sb, "NIC B/s: %10ju %10ju\n", 7635 nrate[0], nrate[1]); 7636 sbuf_printf(sb, "Offload B/s: %10ju %10ju", 7637 orate[0], orate[1]); 7638 } 7639 7640 rc = sbuf_finish(sb); 7641 sbuf_delete(sb); 7642 7643 return (rc); 7644} 7645 7646static int 7647sysctl_ulprx_la(SYSCTL_HANDLER_ARGS) 7648{ 7649 struct adapter *sc = arg1; 7650 struct sbuf *sb; 7651 uint32_t *buf, *p; 7652 int rc, i; 7653 7654 rc = sysctl_wire_old_buffer(req, 0); 7655 if (rc != 0) 7656 return (rc); 7657 7658 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 7659 if (sb == NULL) 7660 return (ENOMEM); 7661 7662 buf = malloc(ULPRX_LA_SIZE * 8 * sizeof(uint32_t), M_CXGBE, 7663 M_ZERO | M_WAITOK); 7664 7665 t4_ulprx_read_la(sc, buf); 7666 p = buf; 7667 7668 sbuf_printf(sb, " Pcmd Type Message" 7669 " Data"); 7670 for (i = 0; i < ULPRX_LA_SIZE; i++, p += 8) { 7671 sbuf_printf(sb, "\n%08x%08x %4x %08x %08x%08x%08x%08x", 7672 p[1], p[0], p[2], p[3], p[7], p[6], p[5], p[4]); 7673 } 7674 7675 rc = sbuf_finish(sb); 7676 sbuf_delete(sb); 7677 free(buf, M_CXGBE); 7678 return (rc); 7679} 7680 7681static int 7682sysctl_wcwr_stats(SYSCTL_HANDLER_ARGS) 7683{ 7684 struct adapter *sc = arg1; 7685 struct sbuf *sb; 7686 int rc, v; 7687 7688 MPASS(chip_id(sc) >= CHELSIO_T5); 7689 7690 rc = sysctl_wire_old_buffer(req, 0); 7691 if (rc != 0) 7692 return (rc); 7693 7694 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 7695 if (sb == NULL) 7696 return (ENOMEM); 7697 7698 v = t4_read_reg(sc, A_SGE_STAT_CFG); 7699 if (G_STATSOURCE_T5(v) == 7) { 7700 int mode; 7701 7702 mode = is_t5(sc) ? G_STATMODE(v) : G_T6_STATMODE(v); 7703 if (mode == 0) { 7704 sbuf_printf(sb, "total %d, incomplete %d", 7705 t4_read_reg(sc, A_SGE_STAT_TOTAL), 7706 t4_read_reg(sc, A_SGE_STAT_MATCH)); 7707 } else if (mode == 1) { 7708 sbuf_printf(sb, "total %d, data overflow %d", 7709 t4_read_reg(sc, A_SGE_STAT_TOTAL), 7710 t4_read_reg(sc, A_SGE_STAT_MATCH)); 7711 } else { 7712 sbuf_printf(sb, "unknown mode %d", mode); 7713 } 7714 } 7715 rc = sbuf_finish(sb); 7716 sbuf_delete(sb); 7717 7718 return (rc); 7719} 7720 7721static int 7722sysctl_tc_params(SYSCTL_HANDLER_ARGS) 7723{ 7724 struct adapter *sc = arg1; 7725 struct tx_sched_class *tc; 7726 struct t4_sched_class_params p; 7727 struct sbuf *sb; 7728 int i, rc, port_id, flags, mbps, gbps; 7729 7730 rc = sysctl_wire_old_buffer(req, 0); 7731 if (rc != 0) 7732 return (rc); 7733 7734 sb = sbuf_new_for_sysctl(NULL, NULL, 4096, req); 7735 if (sb == NULL) 7736 return (ENOMEM); 7737 7738 port_id = arg2 >> 16; 7739 MPASS(port_id < sc->params.nports); 7740 MPASS(sc->port[port_id] != NULL); 7741 i = arg2 & 0xffff; 7742 MPASS(i < sc->chip_params->nsched_cls); 7743 tc = &sc->port[port_id]->tc[i]; 7744 7745 rc = begin_synchronized_op(sc, NULL, HOLD_LOCK | SLEEP_OK | INTR_OK, 7746 "t4tc_p"); 7747 if (rc) 7748 goto done; 7749 flags = tc->flags; 7750 p = tc->params; 7751 end_synchronized_op(sc, LOCK_HELD); 7752 7753 if ((flags & TX_SC_OK) == 0) { 7754 sbuf_printf(sb, "none"); 7755 goto done; 7756 } 7757 7758 if (p.level == SCHED_CLASS_LEVEL_CL_WRR) { 7759 sbuf_printf(sb, "cl-wrr weight %u", p.weight); 7760 goto done; 7761 } else if (p.level == SCHED_CLASS_LEVEL_CL_RL) 7762 sbuf_printf(sb, "cl-rl"); 7763 else if (p.level == SCHED_CLASS_LEVEL_CH_RL) 7764 sbuf_printf(sb, "ch-rl"); 7765 else { 7766 rc = ENXIO; 7767 goto done; 7768 } 7769 7770 if (p.ratemode == SCHED_CLASS_RATEMODE_REL) { 7771 /* XXX: top speed or actual link speed? */ 7772 gbps = port_top_speed(sc->port[port_id]); 7773 sbuf_printf(sb, " %u%% of %uGbps", p.maxrate, gbps); 7774 } 7775 else if (p.ratemode == SCHED_CLASS_RATEMODE_ABS) { 7776 switch (p.rateunit) { 7777 case SCHED_CLASS_RATEUNIT_BITS: 7778 mbps = p.maxrate / 1000; 7779 gbps = p.maxrate / 1000000; 7780 if (p.maxrate == gbps * 1000000) 7781 sbuf_printf(sb, " %uGbps", gbps); 7782 else if (p.maxrate == mbps * 1000) 7783 sbuf_printf(sb, " %uMbps", mbps); 7784 else 7785 sbuf_printf(sb, " %uKbps", p.maxrate); 7786 break; 7787 case SCHED_CLASS_RATEUNIT_PKTS: 7788 sbuf_printf(sb, " %upps", p.maxrate); 7789 break; 7790 default: 7791 rc = ENXIO; 7792 goto done; 7793 } 7794 } 7795 7796 switch (p.mode) { 7797 case SCHED_CLASS_MODE_CLASS: 7798 sbuf_printf(sb, " aggregate"); 7799 break; 7800 case SCHED_CLASS_MODE_FLOW: 7801 sbuf_printf(sb, " per-flow"); 7802 break; 7803 default: 7804 rc = ENXIO; 7805 goto done; 7806 } 7807 7808done: 7809 if (rc == 0) 7810 rc = sbuf_finish(sb); 7811 sbuf_delete(sb); 7812 7813 return (rc); 7814} 7815#endif 7816 7817#ifdef TCP_OFFLOAD 7818static void 7819unit_conv(char *buf, size_t len, u_int val, u_int factor) 7820{ 7821 u_int rem = val % factor; 7822 7823 if (rem == 0) 7824 snprintf(buf, len, "%u", val / factor); 7825 else { 7826 while (rem % 10 == 0) 7827 rem /= 10; 7828 snprintf(buf, len, "%u.%u", val / factor, rem); 7829 } 7830} 7831 7832static int 7833sysctl_tp_tick(SYSCTL_HANDLER_ARGS) 7834{ 7835 struct adapter *sc = arg1; 7836 char buf[16]; 7837 u_int res, re; 7838 u_int cclk_ps = 1000000000 / sc->params.vpd.cclk; 7839 7840 res = t4_read_reg(sc, A_TP_TIMER_RESOLUTION); 7841 switch (arg2) { 7842 case 0: 7843 /* timer_tick */ 7844 re = G_TIMERRESOLUTION(res); 7845 break; 7846 case 1: 7847 /* TCP timestamp tick */ 7848 re = G_TIMESTAMPRESOLUTION(res); 7849 break; 7850 case 2: 7851 /* DACK tick */ 7852 re = G_DELAYEDACKRESOLUTION(res); 7853 break; 7854 default: 7855 return (EDOOFUS); 7856 } 7857 7858 unit_conv(buf, sizeof(buf), (cclk_ps << re), 1000000); 7859 7860 return (sysctl_handle_string(oidp, buf, sizeof(buf), req)); 7861} 7862 7863static int 7864sysctl_tp_dack_timer(SYSCTL_HANDLER_ARGS) 7865{ 7866 struct adapter *sc = arg1; 7867 u_int res, dack_re, v; 7868 u_int cclk_ps = 1000000000 / sc->params.vpd.cclk; 7869 7870 res = t4_read_reg(sc, A_TP_TIMER_RESOLUTION); 7871 dack_re = G_DELAYEDACKRESOLUTION(res); 7872 v = ((cclk_ps << dack_re) / 1000000) * t4_read_reg(sc, A_TP_DACK_TIMER); 7873 7874 return (sysctl_handle_int(oidp, &v, 0, req)); 7875} 7876 7877static int 7878sysctl_tp_timer(SYSCTL_HANDLER_ARGS) 7879{ 7880 struct adapter *sc = arg1; 7881 int reg = arg2; 7882 u_int tre; 7883 u_long tp_tick_us, v; 7884 u_int cclk_ps = 1000000000 / sc->params.vpd.cclk; 7885 7886 MPASS(reg == A_TP_RXT_MIN || reg == A_TP_RXT_MAX || 7887 reg == A_TP_PERS_MIN || reg == A_TP_PERS_MAX || 7888 reg == A_TP_KEEP_IDLE || reg == A_TP_KEEP_INTVL || 7889 reg == A_TP_INIT_SRTT || reg == A_TP_FINWAIT2_TIMER); 7890 7891 tre = G_TIMERRESOLUTION(t4_read_reg(sc, A_TP_TIMER_RESOLUTION)); 7892 tp_tick_us = (cclk_ps << tre) / 1000000; 7893 7894 if (reg == A_TP_INIT_SRTT) 7895 v = tp_tick_us * G_INITSRTT(t4_read_reg(sc, reg)); 7896 else 7897 v = tp_tick_us * t4_read_reg(sc, reg); 7898 7899 return (sysctl_handle_long(oidp, &v, 0, req)); 7900} 7901#endif 7902 7903static uint32_t 7904fconf_iconf_to_mode(uint32_t fconf, uint32_t iconf) 7905{ 7906 uint32_t mode; 7907 7908 mode = T4_FILTER_IPv4 | T4_FILTER_IPv6 | T4_FILTER_IP_SADDR | 7909 T4_FILTER_IP_DADDR | T4_FILTER_IP_SPORT | T4_FILTER_IP_DPORT; 7910 7911 if (fconf & F_FRAGMENTATION) 7912 mode |= T4_FILTER_IP_FRAGMENT; 7913 7914 if (fconf & F_MPSHITTYPE) 7915 mode |= T4_FILTER_MPS_HIT_TYPE; 7916 7917 if (fconf & F_MACMATCH) 7918 mode |= T4_FILTER_MAC_IDX; 7919 7920 if (fconf & F_ETHERTYPE) 7921 mode |= T4_FILTER_ETH_TYPE; 7922 7923 if (fconf & F_PROTOCOL) 7924 mode |= T4_FILTER_IP_PROTO; 7925 7926 if (fconf & F_TOS) 7927 mode |= T4_FILTER_IP_TOS; 7928 7929 if (fconf & F_VLAN) 7930 mode |= T4_FILTER_VLAN; 7931 7932 if (fconf & F_VNIC_ID) { 7933 mode |= T4_FILTER_VNIC; 7934 if (iconf & F_VNIC) 7935 mode |= T4_FILTER_IC_VNIC; 7936 } 7937 7938 if (fconf & F_PORT) 7939 mode |= T4_FILTER_PORT; 7940 7941 if (fconf & F_FCOE) 7942 mode |= T4_FILTER_FCoE; 7943 7944 return (mode); 7945} 7946 7947static uint32_t 7948mode_to_fconf(uint32_t mode) 7949{ 7950 uint32_t fconf = 0; 7951 7952 if (mode & T4_FILTER_IP_FRAGMENT) 7953 fconf |= F_FRAGMENTATION; 7954 7955 if (mode & T4_FILTER_MPS_HIT_TYPE) 7956 fconf |= F_MPSHITTYPE; 7957 7958 if (mode & T4_FILTER_MAC_IDX) 7959 fconf |= F_MACMATCH; 7960 7961 if (mode & T4_FILTER_ETH_TYPE) 7962 fconf |= F_ETHERTYPE; 7963 7964 if (mode & T4_FILTER_IP_PROTO) 7965 fconf |= F_PROTOCOL; 7966 7967 if (mode & T4_FILTER_IP_TOS) 7968 fconf |= F_TOS; 7969 7970 if (mode & T4_FILTER_VLAN) 7971 fconf |= F_VLAN; 7972 7973 if (mode & T4_FILTER_VNIC) 7974 fconf |= F_VNIC_ID; 7975 7976 if (mode & T4_FILTER_PORT) 7977 fconf |= F_PORT; 7978 7979 if (mode & T4_FILTER_FCoE) 7980 fconf |= F_FCOE; 7981 7982 return (fconf); 7983} 7984 7985static uint32_t 7986mode_to_iconf(uint32_t mode) 7987{ 7988 7989 if (mode & T4_FILTER_IC_VNIC) 7990 return (F_VNIC); 7991 return (0); 7992} 7993 7994static int check_fspec_against_fconf_iconf(struct adapter *sc, 7995 struct t4_filter_specification *fs) 7996{ 7997 struct tp_params *tpp = &sc->params.tp; 7998 uint32_t fconf = 0; 7999 8000 if (fs->val.frag || fs->mask.frag) 8001 fconf |= F_FRAGMENTATION; 8002 8003 if (fs->val.matchtype || fs->mask.matchtype) 8004 fconf |= F_MPSHITTYPE; 8005 8006 if (fs->val.macidx || fs->mask.macidx) 8007 fconf |= F_MACMATCH; 8008 8009 if (fs->val.ethtype || fs->mask.ethtype) 8010 fconf |= F_ETHERTYPE; 8011 8012 if (fs->val.proto || fs->mask.proto) 8013 fconf |= F_PROTOCOL; 8014 8015 if (fs->val.tos || fs->mask.tos) 8016 fconf |= F_TOS; 8017 8018 if (fs->val.vlan_vld || fs->mask.vlan_vld) 8019 fconf |= F_VLAN; 8020 8021 if (fs->val.ovlan_vld || fs->mask.ovlan_vld) { 8022 fconf |= F_VNIC_ID; 8023 if (tpp->ingress_config & F_VNIC) 8024 return (EINVAL); 8025 } 8026 8027 if (fs->val.pfvf_vld || fs->mask.pfvf_vld) { 8028 fconf |= F_VNIC_ID; 8029 if ((tpp->ingress_config & F_VNIC) == 0) 8030 return (EINVAL); 8031 } 8032 8033 if (fs->val.iport || fs->mask.iport) 8034 fconf |= F_PORT; 8035 8036 if (fs->val.fcoe || fs->mask.fcoe) 8037 fconf |= F_FCOE; 8038 8039 if ((tpp->vlan_pri_map | fconf) != tpp->vlan_pri_map) 8040 return (E2BIG); 8041 8042 return (0); 8043} 8044 8045static int 8046get_filter_mode(struct adapter *sc, uint32_t *mode) 8047{ 8048 struct tp_params *tpp = &sc->params.tp; 8049 8050 /* 8051 * We trust the cached values of the relevant TP registers. This means 8052 * things work reliably only if writes to those registers are always via 8053 * t4_set_filter_mode. 8054 */ 8055 *mode = fconf_iconf_to_mode(tpp->vlan_pri_map, tpp->ingress_config); 8056 8057 return (0); 8058} 8059 8060static int 8061set_filter_mode(struct adapter *sc, uint32_t mode) 8062{ 8063 struct tp_params *tpp = &sc->params.tp; 8064 uint32_t fconf, iconf; 8065 int rc; 8066 8067 iconf = mode_to_iconf(mode); 8068 if ((iconf ^ tpp->ingress_config) & F_VNIC) { 8069 /* 8070 * For now we just complain if A_TP_INGRESS_CONFIG is not 8071 * already set to the correct value for the requested filter 8072 * mode. It's not clear if it's safe to write to this register 8073 * on the fly. (And we trust the cached value of the register). 8074 */ 8075 return (EBUSY); 8076 } 8077 8078 fconf = mode_to_fconf(mode); 8079 8080 rc = begin_synchronized_op(sc, NULL, HOLD_LOCK | SLEEP_OK | INTR_OK, 8081 "t4setfm"); 8082 if (rc) 8083 return (rc); 8084 8085 if (sc->tids.ftids_in_use > 0) { 8086 rc = EBUSY; 8087 goto done; 8088 } 8089 8090#ifdef TCP_OFFLOAD 8091 if (uld_active(sc, ULD_TOM)) { 8092 rc = EBUSY; 8093 goto done; 8094 } 8095#endif 8096 8097 rc = -t4_set_filter_mode(sc, fconf); 8098done: 8099 end_synchronized_op(sc, LOCK_HELD); 8100 return (rc); 8101} 8102 8103static inline uint64_t 8104get_filter_hits(struct adapter *sc, uint32_t fid) 8105{ 8106 uint32_t tcb_addr; 8107 8108 tcb_addr = t4_read_reg(sc, A_TP_CMM_TCB_BASE) + 8109 (fid + sc->tids.ftid_base) * TCB_SIZE; 8110 8111 if (is_t4(sc)) { 8112 uint64_t hits; 8113 8114 read_via_memwin(sc, 0, tcb_addr + 16, (uint32_t *)&hits, 8); 8115 return (be64toh(hits)); 8116 } else { 8117 uint32_t hits; 8118 8119 read_via_memwin(sc, 0, tcb_addr + 24, &hits, 4); 8120 return (be32toh(hits)); 8121 } 8122} 8123 8124static int 8125get_filter(struct adapter *sc, struct t4_filter *t) 8126{ 8127 int i, rc, nfilters = sc->tids.nftids; 8128 struct filter_entry *f; 8129 8130 rc = begin_synchronized_op(sc, NULL, HOLD_LOCK | SLEEP_OK | INTR_OK, 8131 "t4getf"); 8132 if (rc) 8133 return (rc); 8134 8135 if (sc->tids.ftids_in_use == 0 || sc->tids.ftid_tab == NULL || 8136 t->idx >= nfilters) { 8137 t->idx = 0xffffffff; 8138 goto done; 8139 } 8140 8141 f = &sc->tids.ftid_tab[t->idx]; 8142 for (i = t->idx; i < nfilters; i++, f++) { 8143 if (f->valid) { 8144 t->idx = i; 8145 t->l2tidx = f->l2t ? f->l2t->idx : 0; 8146 t->smtidx = f->smtidx; 8147 if (f->fs.hitcnts) 8148 t->hits = get_filter_hits(sc, t->idx); 8149 else 8150 t->hits = UINT64_MAX; 8151 t->fs = f->fs; 8152 8153 goto done; 8154 } 8155 } 8156 8157 t->idx = 0xffffffff; 8158done: 8159 end_synchronized_op(sc, LOCK_HELD); 8160 return (0); 8161} 8162 8163static int 8164set_filter(struct adapter *sc, struct t4_filter *t) 8165{ 8166 unsigned int nfilters, nports; 8167 struct filter_entry *f; 8168 int i, rc; 8169 8170 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, "t4setf"); 8171 if (rc) 8172 return (rc); 8173 8174 nfilters = sc->tids.nftids; 8175 nports = sc->params.nports; 8176 8177 if (nfilters == 0) { 8178 rc = ENOTSUP; 8179 goto done; 8180 } 8181 8182 if (t->idx >= nfilters) { 8183 rc = EINVAL; 8184 goto done; 8185 } 8186 8187 /* Validate against the global filter mode and ingress config */ 8188 rc = check_fspec_against_fconf_iconf(sc, &t->fs); 8189 if (rc != 0) 8190 goto done; 8191 8192 if (t->fs.action == FILTER_SWITCH && t->fs.eport >= nports) { 8193 rc = EINVAL; 8194 goto done; 8195 } 8196 8197 if (t->fs.val.iport >= nports) { 8198 rc = EINVAL; 8199 goto done; 8200 } 8201 8202 /* Can't specify an iq if not steering to it */ 8203 if (!t->fs.dirsteer && t->fs.iq) { 8204 rc = EINVAL; 8205 goto done; 8206 } 8207 8208 /* IPv6 filter idx must be 4 aligned */ 8209 if (t->fs.type == 1 && 8210 ((t->idx & 0x3) || t->idx + 4 >= nfilters)) { 8211 rc = EINVAL; 8212 goto done; 8213 } 8214 8215 if (!(sc->flags & FULL_INIT_DONE) && 8216 ((rc = adapter_full_init(sc)) != 0)) 8217 goto done; 8218 8219 if (sc->tids.ftid_tab == NULL) { 8220 KASSERT(sc->tids.ftids_in_use == 0, 8221 ("%s: no memory allocated but filters_in_use > 0", 8222 __func__)); 8223 8224 sc->tids.ftid_tab = malloc(sizeof (struct filter_entry) * 8225 nfilters, M_CXGBE, M_NOWAIT | M_ZERO); 8226 if (sc->tids.ftid_tab == NULL) { 8227 rc = ENOMEM; 8228 goto done; 8229 } 8230 mtx_init(&sc->tids.ftid_lock, "T4 filters", 0, MTX_DEF); 8231 } 8232 8233 for (i = 0; i < 4; i++) { 8234 f = &sc->tids.ftid_tab[t->idx + i]; 8235 8236 if (f->pending || f->valid) { 8237 rc = EBUSY; 8238 goto done; 8239 } 8240 if (f->locked) { 8241 rc = EPERM; 8242 goto done; 8243 } 8244 8245 if (t->fs.type == 0) 8246 break; 8247 } 8248 8249 f = &sc->tids.ftid_tab[t->idx]; 8250 f->fs = t->fs; 8251 8252 rc = set_filter_wr(sc, t->idx); 8253done: 8254 end_synchronized_op(sc, 0); 8255 8256 if (rc == 0) { 8257 mtx_lock(&sc->tids.ftid_lock); 8258 for (;;) { 8259 if (f->pending == 0) { 8260 rc = f->valid ? 0 : EIO; 8261 break; 8262 } 8263 8264 if (mtx_sleep(&sc->tids.ftid_tab, &sc->tids.ftid_lock, 8265 PCATCH, "t4setfw", 0)) { 8266 rc = EINPROGRESS; 8267 break; 8268 } 8269 } 8270 mtx_unlock(&sc->tids.ftid_lock); 8271 } 8272 return (rc); 8273} 8274 8275static int 8276del_filter(struct adapter *sc, struct t4_filter *t) 8277{ 8278 unsigned int nfilters; 8279 struct filter_entry *f; 8280 int rc; 8281 8282 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, "t4delf"); 8283 if (rc) 8284 return (rc); 8285 8286 nfilters = sc->tids.nftids; 8287 8288 if (nfilters == 0) { 8289 rc = ENOTSUP; 8290 goto done; 8291 } 8292 8293 if (sc->tids.ftid_tab == NULL || sc->tids.ftids_in_use == 0 || 8294 t->idx >= nfilters) { 8295 rc = EINVAL; 8296 goto done; 8297 } 8298 8299 if (!(sc->flags & FULL_INIT_DONE)) { 8300 rc = EAGAIN; 8301 goto done; 8302 } 8303 8304 f = &sc->tids.ftid_tab[t->idx]; 8305 8306 if (f->pending) { 8307 rc = EBUSY; 8308 goto done; 8309 } 8310 if (f->locked) { 8311 rc = EPERM; 8312 goto done; 8313 } 8314 8315 if (f->valid) { 8316 t->fs = f->fs; /* extra info for the caller */ 8317 rc = del_filter_wr(sc, t->idx); 8318 } 8319 8320done: 8321 end_synchronized_op(sc, 0); 8322 8323 if (rc == 0) { 8324 mtx_lock(&sc->tids.ftid_lock); 8325 for (;;) { 8326 if (f->pending == 0) { 8327 rc = f->valid ? EIO : 0; 8328 break; 8329 } 8330 8331 if (mtx_sleep(&sc->tids.ftid_tab, &sc->tids.ftid_lock, 8332 PCATCH, "t4delfw", 0)) { 8333 rc = EINPROGRESS; 8334 break; 8335 } 8336 } 8337 mtx_unlock(&sc->tids.ftid_lock); 8338 } 8339 8340 return (rc); 8341} 8342 8343static void 8344clear_filter(struct filter_entry *f) 8345{ 8346 if (f->l2t) 8347 t4_l2t_release(f->l2t); 8348 8349 bzero(f, sizeof (*f)); 8350} 8351 8352static int 8353set_filter_wr(struct adapter *sc, int fidx) 8354{ 8355 struct filter_entry *f = &sc->tids.ftid_tab[fidx]; 8356 struct fw_filter_wr *fwr; 8357 unsigned int ftid, vnic_vld, vnic_vld_mask; 8358 struct wrq_cookie cookie; 8359 8360 ASSERT_SYNCHRONIZED_OP(sc); 8361 8362 if (f->fs.newdmac || f->fs.newvlan) { 8363 /* This filter needs an L2T entry; allocate one. */ 8364 f->l2t = t4_l2t_alloc_switching(sc->l2t); 8365 if (f->l2t == NULL) 8366 return (EAGAIN); 8367 if (t4_l2t_set_switching(sc, f->l2t, f->fs.vlan, f->fs.eport, 8368 f->fs.dmac)) { 8369 t4_l2t_release(f->l2t); 8370 f->l2t = NULL; 8371 return (ENOMEM); 8372 } 8373 } 8374 8375 /* Already validated against fconf, iconf */ 8376 MPASS((f->fs.val.pfvf_vld & f->fs.val.ovlan_vld) == 0); 8377 MPASS((f->fs.mask.pfvf_vld & f->fs.mask.ovlan_vld) == 0); 8378 if (f->fs.val.pfvf_vld || f->fs.val.ovlan_vld) 8379 vnic_vld = 1; 8380 else 8381 vnic_vld = 0; 8382 if (f->fs.mask.pfvf_vld || f->fs.mask.ovlan_vld) 8383 vnic_vld_mask = 1; 8384 else 8385 vnic_vld_mask = 0; 8386 8387 ftid = sc->tids.ftid_base + fidx; 8388 8389 fwr = start_wrq_wr(&sc->sge.mgmtq, howmany(sizeof(*fwr), 16), &cookie); 8390 if (fwr == NULL) 8391 return (ENOMEM); 8392 bzero(fwr, sizeof(*fwr)); 8393 8394 fwr->op_pkd = htobe32(V_FW_WR_OP(FW_FILTER_WR)); 8395 fwr->len16_pkd = htobe32(FW_LEN16(*fwr)); 8396 fwr->tid_to_iq = 8397 htobe32(V_FW_FILTER_WR_TID(ftid) | 8398 V_FW_FILTER_WR_RQTYPE(f->fs.type) | 8399 V_FW_FILTER_WR_NOREPLY(0) | 8400 V_FW_FILTER_WR_IQ(f->fs.iq)); 8401 fwr->del_filter_to_l2tix = 8402 htobe32(V_FW_FILTER_WR_RPTTID(f->fs.rpttid) | 8403 V_FW_FILTER_WR_DROP(f->fs.action == FILTER_DROP) | 8404 V_FW_FILTER_WR_DIRSTEER(f->fs.dirsteer) | 8405 V_FW_FILTER_WR_MASKHASH(f->fs.maskhash) | 8406 V_FW_FILTER_WR_DIRSTEERHASH(f->fs.dirsteerhash) | 8407 V_FW_FILTER_WR_LPBK(f->fs.action == FILTER_SWITCH) | 8408 V_FW_FILTER_WR_DMAC(f->fs.newdmac) | 8409 V_FW_FILTER_WR_SMAC(f->fs.newsmac) | 8410 V_FW_FILTER_WR_INSVLAN(f->fs.newvlan == VLAN_INSERT || 8411 f->fs.newvlan == VLAN_REWRITE) | 8412 V_FW_FILTER_WR_RMVLAN(f->fs.newvlan == VLAN_REMOVE || 8413 f->fs.newvlan == VLAN_REWRITE) | 8414 V_FW_FILTER_WR_HITCNTS(f->fs.hitcnts) | 8415 V_FW_FILTER_WR_TXCHAN(f->fs.eport) | 8416 V_FW_FILTER_WR_PRIO(f->fs.prio) | 8417 V_FW_FILTER_WR_L2TIX(f->l2t ? f->l2t->idx : 0)); 8418 fwr->ethtype = htobe16(f->fs.val.ethtype); 8419 fwr->ethtypem = htobe16(f->fs.mask.ethtype); 8420 fwr->frag_to_ovlan_vldm = 8421 (V_FW_FILTER_WR_FRAG(f->fs.val.frag) | 8422 V_FW_FILTER_WR_FRAGM(f->fs.mask.frag) | 8423 V_FW_FILTER_WR_IVLAN_VLD(f->fs.val.vlan_vld) | 8424 V_FW_FILTER_WR_OVLAN_VLD(vnic_vld) | 8425 V_FW_FILTER_WR_IVLAN_VLDM(f->fs.mask.vlan_vld) | 8426 V_FW_FILTER_WR_OVLAN_VLDM(vnic_vld_mask)); 8427 fwr->smac_sel = 0; 8428 fwr->rx_chan_rx_rpl_iq = htobe16(V_FW_FILTER_WR_RX_CHAN(0) | 8429 V_FW_FILTER_WR_RX_RPL_IQ(sc->sge.fwq.abs_id)); 8430 fwr->maci_to_matchtypem = 8431 htobe32(V_FW_FILTER_WR_MACI(f->fs.val.macidx) | 8432 V_FW_FILTER_WR_MACIM(f->fs.mask.macidx) | 8433 V_FW_FILTER_WR_FCOE(f->fs.val.fcoe) | 8434 V_FW_FILTER_WR_FCOEM(f->fs.mask.fcoe) | 8435 V_FW_FILTER_WR_PORT(f->fs.val.iport) | 8436 V_FW_FILTER_WR_PORTM(f->fs.mask.iport) | 8437 V_FW_FILTER_WR_MATCHTYPE(f->fs.val.matchtype) | 8438 V_FW_FILTER_WR_MATCHTYPEM(f->fs.mask.matchtype)); 8439 fwr->ptcl = f->fs.val.proto; 8440 fwr->ptclm = f->fs.mask.proto; 8441 fwr->ttyp = f->fs.val.tos; 8442 fwr->ttypm = f->fs.mask.tos; 8443 fwr->ivlan = htobe16(f->fs.val.vlan); 8444 fwr->ivlanm = htobe16(f->fs.mask.vlan); 8445 fwr->ovlan = htobe16(f->fs.val.vnic); 8446 fwr->ovlanm = htobe16(f->fs.mask.vnic); 8447 bcopy(f->fs.val.dip, fwr->lip, sizeof (fwr->lip)); 8448 bcopy(f->fs.mask.dip, fwr->lipm, sizeof (fwr->lipm)); 8449 bcopy(f->fs.val.sip, fwr->fip, sizeof (fwr->fip)); 8450 bcopy(f->fs.mask.sip, fwr->fipm, sizeof (fwr->fipm)); 8451 fwr->lp = htobe16(f->fs.val.dport); 8452 fwr->lpm = htobe16(f->fs.mask.dport); 8453 fwr->fp = htobe16(f->fs.val.sport); 8454 fwr->fpm = htobe16(f->fs.mask.sport); 8455 if (f->fs.newsmac) 8456 bcopy(f->fs.smac, fwr->sma, sizeof (fwr->sma)); 8457 8458 f->pending = 1; 8459 sc->tids.ftids_in_use++; 8460 8461 commit_wrq_wr(&sc->sge.mgmtq, fwr, &cookie); 8462 return (0); 8463} 8464 8465static int 8466del_filter_wr(struct adapter *sc, int fidx) 8467{ 8468 struct filter_entry *f = &sc->tids.ftid_tab[fidx]; 8469 struct fw_filter_wr *fwr; 8470 unsigned int ftid; 8471 struct wrq_cookie cookie; 8472 8473 ftid = sc->tids.ftid_base + fidx; 8474 8475 fwr = start_wrq_wr(&sc->sge.mgmtq, howmany(sizeof(*fwr), 16), &cookie); 8476 if (fwr == NULL) 8477 return (ENOMEM); 8478 bzero(fwr, sizeof (*fwr)); 8479 8480 t4_mk_filtdelwr(ftid, fwr, sc->sge.fwq.abs_id); 8481 8482 f->pending = 1; 8483 commit_wrq_wr(&sc->sge.mgmtq, fwr, &cookie); 8484 return (0); 8485} 8486 8487int 8488t4_filter_rpl(struct sge_iq *iq, const struct rss_header *rss, struct mbuf *m) 8489{ 8490 struct adapter *sc = iq->adapter; 8491 const struct cpl_set_tcb_rpl *rpl = (const void *)(rss + 1); 8492 unsigned int idx = GET_TID(rpl); 8493 unsigned int rc; 8494 struct filter_entry *f; 8495 8496 KASSERT(m == NULL, ("%s: payload with opcode %02x", __func__, 8497 rss->opcode)); 8498 MPASS(iq == &sc->sge.fwq); 8499 MPASS(is_ftid(sc, idx)); 8500 8501 idx -= sc->tids.ftid_base; 8502 f = &sc->tids.ftid_tab[idx]; 8503 rc = G_COOKIE(rpl->cookie); 8504 8505 mtx_lock(&sc->tids.ftid_lock); 8506 if (rc == FW_FILTER_WR_FLT_ADDED) { 8507 KASSERT(f->pending, ("%s: filter[%u] isn't pending.", 8508 __func__, idx)); 8509 f->smtidx = (be64toh(rpl->oldval) >> 24) & 0xff; 8510 f->pending = 0; /* asynchronous setup completed */ 8511 f->valid = 1; 8512 } else { 8513 if (rc != FW_FILTER_WR_FLT_DELETED) { 8514 /* Add or delete failed, display an error */ 8515 log(LOG_ERR, 8516 "filter %u setup failed with error %u\n", 8517 idx, rc); 8518 } 8519 8520 clear_filter(f); 8521 sc->tids.ftids_in_use--; 8522 } 8523 wakeup(&sc->tids.ftid_tab); 8524 mtx_unlock(&sc->tids.ftid_lock); 8525 8526 return (0); 8527} 8528 8529static int 8530set_tcb_rpl(struct sge_iq *iq, const struct rss_header *rss, struct mbuf *m) 8531{ 8532 8533 MPASS(iq->set_tcb_rpl != NULL); 8534 return (iq->set_tcb_rpl(iq, rss, m)); 8535} 8536 8537static int 8538l2t_write_rpl(struct sge_iq *iq, const struct rss_header *rss, struct mbuf *m) 8539{ 8540 8541 MPASS(iq->l2t_write_rpl != NULL); 8542 return (iq->l2t_write_rpl(iq, rss, m)); 8543} 8544 8545static int 8546get_sge_context(struct adapter *sc, struct t4_sge_context *cntxt) 8547{ 8548 int rc; 8549 8550 if (cntxt->cid > M_CTXTQID) 8551 return (EINVAL); 8552 8553 if (cntxt->mem_id != CTXT_EGRESS && cntxt->mem_id != CTXT_INGRESS && 8554 cntxt->mem_id != CTXT_FLM && cntxt->mem_id != CTXT_CNM) 8555 return (EINVAL); 8556 8557 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, "t4ctxt"); 8558 if (rc) 8559 return (rc); 8560 8561 if (sc->flags & FW_OK) { 8562 rc = -t4_sge_ctxt_rd(sc, sc->mbox, cntxt->cid, cntxt->mem_id, 8563 &cntxt->data[0]); 8564 if (rc == 0) 8565 goto done; 8566 } 8567 8568 /* 8569 * Read via firmware failed or wasn't even attempted. Read directly via 8570 * the backdoor. 8571 */ 8572 rc = -t4_sge_ctxt_rd_bd(sc, cntxt->cid, cntxt->mem_id, &cntxt->data[0]); 8573done: 8574 end_synchronized_op(sc, 0); 8575 return (rc); 8576} 8577 8578static int 8579load_fw(struct adapter *sc, struct t4_data *fw) 8580{ 8581 int rc; 8582 uint8_t *fw_data; 8583 8584 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, "t4ldfw"); 8585 if (rc) 8586 return (rc); 8587 8588 if (sc->flags & FULL_INIT_DONE) { 8589 rc = EBUSY; 8590 goto done; 8591 } 8592 8593 fw_data = malloc(fw->len, M_CXGBE, M_WAITOK); 8594 if (fw_data == NULL) { 8595 rc = ENOMEM; 8596 goto done; 8597 } 8598 8599 rc = copyin(fw->data, fw_data, fw->len); 8600 if (rc == 0) 8601 rc = -t4_load_fw(sc, fw_data, fw->len); 8602 8603 free(fw_data, M_CXGBE); 8604done: 8605 end_synchronized_op(sc, 0); 8606 return (rc); 8607} 8608 8609static int 8610load_cfg(struct adapter *sc, struct t4_data *cfg) 8611{ 8612 int rc; 8613 uint8_t *cfg_data = NULL; 8614 8615 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, "t4ldcf"); 8616 if (rc) 8617 return (rc); 8618 8619 if (cfg->len == 0) { 8620 /* clear */ 8621 rc = -t4_load_cfg(sc, NULL, 0); 8622 goto done; 8623 } 8624 8625 cfg_data = malloc(cfg->len, M_CXGBE, M_WAITOK); 8626 if (cfg_data == NULL) { 8627 rc = ENOMEM; 8628 goto done; 8629 } 8630 8631 rc = copyin(cfg->data, cfg_data, cfg->len); 8632 if (rc == 0) 8633 rc = -t4_load_cfg(sc, cfg_data, cfg->len); 8634 8635 free(cfg_data, M_CXGBE); 8636done: 8637 end_synchronized_op(sc, 0); 8638 return (rc); 8639} 8640 8641#define MAX_READ_BUF_SIZE (128 * 1024) 8642static int 8643read_card_mem(struct adapter *sc, int win, struct t4_mem_range *mr) 8644{ 8645 uint32_t addr, remaining, n; 8646 uint32_t *buf; 8647 int rc; 8648 uint8_t *dst; 8649 8650 rc = validate_mem_range(sc, mr->addr, mr->len); 8651 if (rc != 0) 8652 return (rc); 8653 8654 buf = malloc(min(mr->len, MAX_READ_BUF_SIZE), M_CXGBE, M_WAITOK); 8655 addr = mr->addr; 8656 remaining = mr->len; 8657 dst = (void *)mr->data; 8658 8659 while (remaining) { 8660 n = min(remaining, MAX_READ_BUF_SIZE); 8661 read_via_memwin(sc, 2, addr, buf, n); 8662 8663 rc = copyout(buf, dst, n); 8664 if (rc != 0) 8665 break; 8666 8667 dst += n; 8668 remaining -= n; 8669 addr += n; 8670 } 8671 8672 free(buf, M_CXGBE); 8673 return (rc); 8674} 8675#undef MAX_READ_BUF_SIZE 8676 8677static int 8678read_i2c(struct adapter *sc, struct t4_i2c_data *i2cd) 8679{ 8680 int rc; 8681 8682 if (i2cd->len == 0 || i2cd->port_id >= sc->params.nports) 8683 return (EINVAL); 8684 8685 if (i2cd->len > sizeof(i2cd->data)) 8686 return (EFBIG); 8687 8688 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, "t4i2crd"); 8689 if (rc) 8690 return (rc); 8691 rc = -t4_i2c_rd(sc, sc->mbox, i2cd->port_id, i2cd->dev_addr, 8692 i2cd->offset, i2cd->len, &i2cd->data[0]); 8693 end_synchronized_op(sc, 0); 8694 8695 return (rc); 8696} 8697 8698static int 8699in_range(int val, int lo, int hi) 8700{ 8701 8702 return (val < 0 || (val <= hi && val >= lo)); 8703} 8704 8705static int 8706set_sched_class_config(struct adapter *sc, int minmax) 8707{ 8708 int rc; 8709 8710 if (minmax < 0) 8711 return (EINVAL); 8712 8713 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, "t4sscc"); 8714 if (rc) 8715 return (rc); 8716 rc = -t4_sched_config(sc, FW_SCHED_TYPE_PKTSCHED, minmax, 1); 8717 end_synchronized_op(sc, 0); 8718 8719 return (rc); 8720} 8721 8722static int 8723set_sched_class_params(struct adapter *sc, struct t4_sched_class_params *p, 8724 int sleep_ok) 8725{ 8726 int rc, top_speed, fw_level, fw_mode, fw_rateunit, fw_ratemode; 8727 struct port_info *pi; 8728 struct tx_sched_class *tc; 8729 8730 if (p->level == SCHED_CLASS_LEVEL_CL_RL) 8731 fw_level = FW_SCHED_PARAMS_LEVEL_CL_RL; 8732 else if (p->level == SCHED_CLASS_LEVEL_CL_WRR) 8733 fw_level = FW_SCHED_PARAMS_LEVEL_CL_WRR; 8734 else if (p->level == SCHED_CLASS_LEVEL_CH_RL) 8735 fw_level = FW_SCHED_PARAMS_LEVEL_CH_RL; 8736 else 8737 return (EINVAL); 8738 8739 if (p->mode == SCHED_CLASS_MODE_CLASS) 8740 fw_mode = FW_SCHED_PARAMS_MODE_CLASS; 8741 else if (p->mode == SCHED_CLASS_MODE_FLOW) 8742 fw_mode = FW_SCHED_PARAMS_MODE_FLOW; 8743 else 8744 return (EINVAL); 8745 8746 if (p->rateunit == SCHED_CLASS_RATEUNIT_BITS) 8747 fw_rateunit = FW_SCHED_PARAMS_UNIT_BITRATE; 8748 else if (p->rateunit == SCHED_CLASS_RATEUNIT_PKTS) 8749 fw_rateunit = FW_SCHED_PARAMS_UNIT_PKTRATE; 8750 else 8751 return (EINVAL); 8752 8753 if (p->ratemode == SCHED_CLASS_RATEMODE_REL) 8754 fw_ratemode = FW_SCHED_PARAMS_RATE_REL; 8755 else if (p->ratemode == SCHED_CLASS_RATEMODE_ABS) 8756 fw_ratemode = FW_SCHED_PARAMS_RATE_ABS; 8757 else 8758 return (EINVAL); 8759 8760 /* Vet our parameters ... */ 8761 if (!in_range(p->channel, 0, sc->chip_params->nchan - 1)) 8762 return (ERANGE); 8763 8764 pi = sc->port[sc->chan_map[p->channel]]; 8765 if (pi == NULL) 8766 return (ENXIO); 8767 MPASS(pi->tx_chan == p->channel); 8768 top_speed = port_top_speed(pi) * 1000000; /* Gbps -> Kbps */ 8769 8770 if (!in_range(p->cl, 0, sc->chip_params->nsched_cls) || 8771 !in_range(p->minrate, 0, top_speed) || 8772 !in_range(p->maxrate, 0, top_speed) || 8773 !in_range(p->weight, 0, 100)) 8774 return (ERANGE); 8775 8776 /* 8777 * Translate any unset parameters into the firmware's 8778 * nomenclature and/or fail the call if the parameters 8779 * are required ... 8780 */ 8781 if (p->rateunit < 0 || p->ratemode < 0 || p->channel < 0 || p->cl < 0) 8782 return (EINVAL); 8783 8784 if (p->minrate < 0) 8785 p->minrate = 0; 8786 if (p->maxrate < 0) { 8787 if (p->level == SCHED_CLASS_LEVEL_CL_RL || 8788 p->level == SCHED_CLASS_LEVEL_CH_RL) 8789 return (EINVAL); 8790 else 8791 p->maxrate = 0; 8792 } 8793 if (p->weight < 0) { 8794 if (p->level == SCHED_CLASS_LEVEL_CL_WRR) 8795 return (EINVAL); 8796 else 8797 p->weight = 0; 8798 } 8799 if (p->pktsize < 0) { 8800 if (p->level == SCHED_CLASS_LEVEL_CL_RL || 8801 p->level == SCHED_CLASS_LEVEL_CH_RL) 8802 return (EINVAL); 8803 else 8804 p->pktsize = 0; 8805 } 8806 8807 rc = begin_synchronized_op(sc, NULL, 8808 sleep_ok ? (SLEEP_OK | INTR_OK) : HOLD_LOCK, "t4sscp"); 8809 if (rc) 8810 return (rc); 8811 tc = &pi->tc[p->cl]; 8812 tc->params = *p; 8813 rc = -t4_sched_params(sc, FW_SCHED_TYPE_PKTSCHED, fw_level, fw_mode, 8814 fw_rateunit, fw_ratemode, p->channel, p->cl, p->minrate, p->maxrate, 8815 p->weight, p->pktsize, sleep_ok); 8816 if (rc == 0) 8817 tc->flags |= TX_SC_OK; 8818 else { 8819 /* 8820 * Unknown state at this point, see tc->params for what was 8821 * attempted. 8822 */ 8823 tc->flags &= ~TX_SC_OK; 8824 } 8825 end_synchronized_op(sc, sleep_ok ? 0 : LOCK_HELD); 8826 8827 return (rc); 8828} 8829 8830int 8831t4_set_sched_class(struct adapter *sc, struct t4_sched_params *p) 8832{ 8833 8834 if (p->type != SCHED_CLASS_TYPE_PACKET) 8835 return (EINVAL); 8836 8837 if (p->subcmd == SCHED_CLASS_SUBCMD_CONFIG) 8838 return (set_sched_class_config(sc, p->u.config.minmax)); 8839 8840 if (p->subcmd == SCHED_CLASS_SUBCMD_PARAMS) 8841 return (set_sched_class_params(sc, &p->u.params, 1)); 8842 8843 return (EINVAL); 8844} 8845 8846int 8847t4_set_sched_queue(struct adapter *sc, struct t4_sched_queue *p) 8848{ 8849 struct port_info *pi = NULL; 8850 struct vi_info *vi; 8851 struct sge_txq *txq; 8852 uint32_t fw_mnem, fw_queue, fw_class; 8853 int i, rc; 8854 8855 rc = begin_synchronized_op(sc, NULL, SLEEP_OK | INTR_OK, "t4setsq"); 8856 if (rc) 8857 return (rc); 8858 8859 if (p->port >= sc->params.nports) { 8860 rc = EINVAL; 8861 goto done; 8862 } 8863 8864 /* XXX: Only supported for the main VI. */ 8865 pi = sc->port[p->port]; 8866 vi = &pi->vi[0]; 8867 if (!(vi->flags & VI_INIT_DONE)) { 8868 /* tx queues not set up yet */ 8869 rc = EAGAIN; 8870 goto done; 8871 } 8872 8873 if (!in_range(p->queue, 0, vi->ntxq - 1) || 8874 !in_range(p->cl, 0, sc->chip_params->nsched_cls - 1)) { 8875 rc = EINVAL; 8876 goto done; 8877 } 8878 8879 /* 8880 * Create a template for the FW_PARAMS_CMD mnemonic and value (TX 8881 * Scheduling Class in this case). 8882 */ 8883 fw_mnem = (V_FW_PARAMS_MNEM(FW_PARAMS_MNEM_DMAQ) | 8884 V_FW_PARAMS_PARAM_X(FW_PARAMS_PARAM_DMAQ_EQ_SCHEDCLASS_ETH)); 8885 fw_class = p->cl < 0 ? 0xffffffff : p->cl; 8886 8887 /* 8888 * If op.queue is non-negative, then we're only changing the scheduling 8889 * on a single specified TX queue. 8890 */ 8891 if (p->queue >= 0) { 8892 txq = &sc->sge.txq[vi->first_txq + p->queue]; 8893 fw_queue = (fw_mnem | V_FW_PARAMS_PARAM_YZ(txq->eq.cntxt_id)); 8894 rc = -t4_set_params(sc, sc->mbox, sc->pf, 0, 1, &fw_queue, 8895 &fw_class); 8896 goto done; 8897 } 8898 8899 /* 8900 * Change the scheduling on all the TX queues for the 8901 * interface. 8902 */ 8903 for_each_txq(vi, i, txq) { 8904 fw_queue = (fw_mnem | V_FW_PARAMS_PARAM_YZ(txq->eq.cntxt_id)); 8905 rc = -t4_set_params(sc, sc->mbox, sc->pf, 0, 1, &fw_queue, 8906 &fw_class); 8907 if (rc) 8908 goto done; 8909 } 8910 8911 rc = 0; 8912done: 8913 end_synchronized_op(sc, 0); 8914 return (rc); 8915} 8916 8917int 8918t4_os_find_pci_capability(struct adapter *sc, int cap) 8919{ 8920 int i; 8921 8922 return (pci_find_cap(sc->dev, cap, &i) == 0 ? i : 0); 8923} 8924 8925int 8926t4_os_pci_save_state(struct adapter *sc) 8927{ 8928 device_t dev; 8929 struct pci_devinfo *dinfo; 8930 8931 dev = sc->dev; 8932 dinfo = device_get_ivars(dev); 8933 8934 pci_cfg_save(dev, dinfo, 0); 8935 return (0); 8936} 8937 8938int 8939t4_os_pci_restore_state(struct adapter *sc) 8940{ 8941 device_t dev; 8942 struct pci_devinfo *dinfo; 8943 8944 dev = sc->dev; 8945 dinfo = device_get_ivars(dev); 8946 8947 pci_cfg_restore(dev, dinfo); 8948 return (0); 8949} 8950 8951void 8952t4_os_portmod_changed(const struct adapter *sc, int idx) 8953{ 8954 struct port_info *pi = sc->port[idx]; 8955 struct vi_info *vi; 8956 struct ifnet *ifp; 8957 int v; 8958 static const char *mod_str[] = { 8959 NULL, "LR", "SR", "ER", "TWINAX", "active TWINAX", "LRM" 8960 }; 8961 8962 for_each_vi(pi, v, vi) { 8963 build_medialist(pi, &vi->media); 8964 } 8965 8966 ifp = pi->vi[0].ifp; 8967 if (pi->mod_type == FW_PORT_MOD_TYPE_NONE) 8968 if_printf(ifp, "transceiver unplugged.\n"); 8969 else if (pi->mod_type == FW_PORT_MOD_TYPE_UNKNOWN) 8970 if_printf(ifp, "unknown transceiver inserted.\n"); 8971 else if (pi->mod_type == FW_PORT_MOD_TYPE_NOTSUPPORTED) 8972 if_printf(ifp, "unsupported transceiver inserted.\n"); 8973 else if (pi->mod_type > 0 && pi->mod_type < nitems(mod_str)) { 8974 if_printf(ifp, "%s transceiver inserted.\n", 8975 mod_str[pi->mod_type]); 8976 } else { 8977 if_printf(ifp, "transceiver (type %d) inserted.\n", 8978 pi->mod_type); 8979 } 8980} 8981 8982void 8983t4_os_link_changed(struct adapter *sc, int idx, int link_stat) 8984{ 8985 struct port_info *pi = sc->port[idx]; 8986 struct vi_info *vi; 8987 struct ifnet *ifp; 8988 int v; 8989 8990 for_each_vi(pi, v, vi) { 8991 ifp = vi->ifp; 8992 if (ifp == NULL) 8993 continue; 8994 8995 if (link_stat) { 8996 ifp->if_baudrate = IF_Mbps(pi->link_cfg.speed); 8997 if_link_state_change(ifp, LINK_STATE_UP); 8998 } else { 8999 if_link_state_change(ifp, LINK_STATE_DOWN); 9000 } 9001 } 9002} 9003 9004void 9005t4_iterate(void (*func)(struct adapter *, void *), void *arg) 9006{ 9007 struct adapter *sc; 9008 9009 sx_slock(&t4_list_lock); 9010 SLIST_FOREACH(sc, &t4_list, link) { 9011 /* 9012 * func should not make any assumptions about what state sc is 9013 * in - the only guarantee is that sc->sc_lock is a valid lock. 9014 */ 9015 func(sc, arg); 9016 } 9017 sx_sunlock(&t4_list_lock); 9018} 9019 9020static int 9021t4_ioctl(struct cdev *dev, unsigned long cmd, caddr_t data, int fflag, 9022 struct thread *td) 9023{ 9024 int rc; 9025 struct adapter *sc = dev->si_drv1; 9026 9027 rc = priv_check(td, PRIV_DRIVER); 9028 if (rc != 0) 9029 return (rc); 9030 9031 switch (cmd) { 9032 case CHELSIO_T4_GETREG: { 9033 struct t4_reg *edata = (struct t4_reg *)data; 9034 9035 if ((edata->addr & 0x3) != 0 || edata->addr >= sc->mmio_len) 9036 return (EFAULT); 9037 9038 if (edata->size == 4) 9039 edata->val = t4_read_reg(sc, edata->addr); 9040 else if (edata->size == 8) 9041 edata->val = t4_read_reg64(sc, edata->addr); 9042 else 9043 return (EINVAL); 9044 9045 break; 9046 } 9047 case CHELSIO_T4_SETREG: { 9048 struct t4_reg *edata = (struct t4_reg *)data; 9049 9050 if ((edata->addr & 0x3) != 0 || edata->addr >= sc->mmio_len) 9051 return (EFAULT); 9052 9053 if (edata->size == 4) { 9054 if (edata->val & 0xffffffff00000000) 9055 return (EINVAL); 9056 t4_write_reg(sc, edata->addr, (uint32_t) edata->val); 9057 } else if (edata->size == 8) 9058 t4_write_reg64(sc, edata->addr, edata->val); 9059 else 9060 return (EINVAL); 9061 break; 9062 } 9063 case CHELSIO_T4_REGDUMP: { 9064 struct t4_regdump *regs = (struct t4_regdump *)data; 9065 int reglen = t4_get_regs_len(sc); 9066 uint8_t *buf; 9067 9068 if (regs->len < reglen) { 9069 regs->len = reglen; /* hint to the caller */ 9070 return (ENOBUFS); 9071 } 9072 9073 regs->len = reglen; 9074 buf = malloc(reglen, M_CXGBE, M_WAITOK | M_ZERO); 9075 get_regs(sc, regs, buf); 9076 rc = copyout(buf, regs->data, reglen); 9077 free(buf, M_CXGBE); 9078 break; 9079 } 9080 case CHELSIO_T4_GET_FILTER_MODE: 9081 rc = get_filter_mode(sc, (uint32_t *)data); 9082 break; 9083 case CHELSIO_T4_SET_FILTER_MODE: 9084 rc = set_filter_mode(sc, *(uint32_t *)data); 9085 break; 9086 case CHELSIO_T4_GET_FILTER: 9087 rc = get_filter(sc, (struct t4_filter *)data); 9088 break; 9089 case CHELSIO_T4_SET_FILTER: 9090 rc = set_filter(sc, (struct t4_filter *)data); 9091 break; 9092 case CHELSIO_T4_DEL_FILTER: 9093 rc = del_filter(sc, (struct t4_filter *)data); 9094 break; 9095 case CHELSIO_T4_GET_SGE_CONTEXT: 9096 rc = get_sge_context(sc, (struct t4_sge_context *)data); 9097 break; 9098 case CHELSIO_T4_LOAD_FW: 9099 rc = load_fw(sc, (struct t4_data *)data); 9100 break; 9101 case CHELSIO_T4_GET_MEM: 9102 rc = read_card_mem(sc, 2, (struct t4_mem_range *)data); 9103 break; 9104 case CHELSIO_T4_GET_I2C: 9105 rc = read_i2c(sc, (struct t4_i2c_data *)data); 9106 break; 9107 case CHELSIO_T4_CLEAR_STATS: { 9108 int i, v; 9109 u_int port_id = *(uint32_t *)data; 9110 struct port_info *pi; 9111 struct vi_info *vi; 9112 9113 if (port_id >= sc->params.nports) 9114 return (EINVAL); 9115 pi = sc->port[port_id]; 9116 if (pi == NULL) 9117 return (EIO); 9118 9119 /* MAC stats */ 9120 t4_clr_port_stats(sc, pi->tx_chan); 9121 pi->tx_parse_error = 0; 9122 mtx_lock(&sc->reg_lock); 9123 for_each_vi(pi, v, vi) { 9124 if (vi->flags & VI_INIT_DONE) 9125 t4_clr_vi_stats(sc, vi->viid); 9126 } 9127 mtx_unlock(&sc->reg_lock); 9128 9129 /* 9130 * Since this command accepts a port, clear stats for 9131 * all VIs on this port. 9132 */ 9133 for_each_vi(pi, v, vi) { 9134 if (vi->flags & VI_INIT_DONE) { 9135 struct sge_rxq *rxq; 9136 struct sge_txq *txq; 9137 struct sge_wrq *wrq; 9138 9139 for_each_rxq(vi, i, rxq) { 9140#if defined(INET) || defined(INET6) 9141 rxq->lro.lro_queued = 0; 9142 rxq->lro.lro_flushed = 0; 9143#endif 9144 rxq->rxcsum = 0; 9145 rxq->vlan_extraction = 0; 9146 } 9147 9148 for_each_txq(vi, i, txq) { 9149 txq->txcsum = 0; 9150 txq->tso_wrs = 0; 9151 txq->vlan_insertion = 0; 9152 txq->imm_wrs = 0; 9153 txq->sgl_wrs = 0; 9154 txq->txpkt_wrs = 0; 9155 txq->txpkts0_wrs = 0; 9156 txq->txpkts1_wrs = 0; 9157 txq->txpkts0_pkts = 0; 9158 txq->txpkts1_pkts = 0; 9159 mp_ring_reset_stats(txq->r); 9160 } 9161 9162#ifdef TCP_OFFLOAD 9163 /* nothing to clear for each ofld_rxq */ 9164 9165 for_each_ofld_txq(vi, i, wrq) { 9166 wrq->tx_wrs_direct = 0; 9167 wrq->tx_wrs_copied = 0; 9168 } 9169#endif 9170 9171 if (IS_MAIN_VI(vi)) { 9172 wrq = &sc->sge.ctrlq[pi->port_id]; 9173 wrq->tx_wrs_direct = 0; 9174 wrq->tx_wrs_copied = 0; 9175 } 9176 } 9177 } 9178 break; 9179 } 9180 case CHELSIO_T4_SCHED_CLASS: 9181 rc = t4_set_sched_class(sc, (struct t4_sched_params *)data); 9182 break; 9183 case CHELSIO_T4_SCHED_QUEUE: 9184 rc = t4_set_sched_queue(sc, (struct t4_sched_queue *)data); 9185 break; 9186 case CHELSIO_T4_GET_TRACER: 9187 rc = t4_get_tracer(sc, (struct t4_tracer *)data); 9188 break; 9189 case CHELSIO_T4_SET_TRACER: 9190 rc = t4_set_tracer(sc, (struct t4_tracer *)data); 9191 break; 9192 case CHELSIO_T4_LOAD_CFG: 9193 rc = load_cfg(sc, (struct t4_data *)data); 9194 break; 9195 default: 9196 rc = ENOTTY; 9197 } 9198 9199 return (rc); 9200} 9201 9202void 9203t4_db_full(struct adapter *sc) 9204{ 9205 9206 CXGBE_UNIMPLEMENTED(__func__); 9207} 9208 9209void 9210t4_db_dropped(struct adapter *sc) 9211{ 9212 9213 CXGBE_UNIMPLEMENTED(__func__); 9214} 9215 9216#ifdef TCP_OFFLOAD 9217void 9218t4_iscsi_init(struct adapter *sc, u_int tag_mask, const u_int *pgsz_order) 9219{ 9220 9221 t4_write_reg(sc, A_ULP_RX_ISCSI_TAGMASK, tag_mask); 9222 t4_write_reg(sc, A_ULP_RX_ISCSI_PSZ, V_HPZ0(pgsz_order[0]) | 9223 V_HPZ1(pgsz_order[1]) | V_HPZ2(pgsz_order[2]) | 9224 V_HPZ3(pgsz_order[3])); 9225} 9226 9227static int 9228toe_capability(struct vi_info *vi, int enable) 9229{ 9230 int rc; 9231 struct port_info *pi = vi->pi; 9232 struct adapter *sc = pi->adapter; 9233 9234 ASSERT_SYNCHRONIZED_OP(sc); 9235 9236 if (!is_offload(sc)) 9237 return (ENODEV); 9238 9239 if (enable) { 9240 if ((vi->ifp->if_capenable & IFCAP_TOE) != 0) { 9241 /* TOE is already enabled. */ 9242 return (0); 9243 } 9244 9245 /* 9246 * We need the port's queues around so that we're able to send 9247 * and receive CPLs to/from the TOE even if the ifnet for this 9248 * port has never been UP'd administratively. 9249 */ 9250 if (!(vi->flags & VI_INIT_DONE)) { 9251 rc = vi_full_init(vi); 9252 if (rc) 9253 return (rc); 9254 } 9255 if (!(pi->vi[0].flags & VI_INIT_DONE)) { 9256 rc = vi_full_init(&pi->vi[0]); 9257 if (rc) 9258 return (rc); 9259 } 9260 9261 if (isset(&sc->offload_map, pi->port_id)) { 9262 /* TOE is enabled on another VI of this port. */ 9263 pi->uld_vis++; 9264 return (0); 9265 } 9266 9267 if (!uld_active(sc, ULD_TOM)) { 9268 rc = t4_activate_uld(sc, ULD_TOM); 9269 if (rc == EAGAIN) { 9270 log(LOG_WARNING, 9271 "You must kldload t4_tom.ko before trying " 9272 "to enable TOE on a cxgbe interface.\n"); 9273 } 9274 if (rc != 0) 9275 return (rc); 9276 KASSERT(sc->tom_softc != NULL, 9277 ("%s: TOM activated but softc NULL", __func__)); 9278 KASSERT(uld_active(sc, ULD_TOM), 9279 ("%s: TOM activated but flag not set", __func__)); 9280 } 9281 9282 /* Activate iWARP and iSCSI too, if the modules are loaded. */ 9283 if (!uld_active(sc, ULD_IWARP)) 9284 (void) t4_activate_uld(sc, ULD_IWARP); 9285 if (!uld_active(sc, ULD_ISCSI)) 9286 (void) t4_activate_uld(sc, ULD_ISCSI); 9287 9288 pi->uld_vis++; 9289 setbit(&sc->offload_map, pi->port_id); 9290 } else { 9291 pi->uld_vis--; 9292 9293 if (!isset(&sc->offload_map, pi->port_id) || pi->uld_vis > 0) 9294 return (0); 9295 9296 KASSERT(uld_active(sc, ULD_TOM), 9297 ("%s: TOM never initialized?", __func__)); 9298 clrbit(&sc->offload_map, pi->port_id); 9299 } 9300 9301 return (0); 9302} 9303 9304/* 9305 * Add an upper layer driver to the global list. 9306 */ 9307int 9308t4_register_uld(struct uld_info *ui) 9309{ 9310 int rc = 0; 9311 struct uld_info *u; 9312 9313 sx_xlock(&t4_uld_list_lock); 9314 SLIST_FOREACH(u, &t4_uld_list, link) { 9315 if (u->uld_id == ui->uld_id) { 9316 rc = EEXIST; 9317 goto done; 9318 } 9319 } 9320 9321 SLIST_INSERT_HEAD(&t4_uld_list, ui, link); 9322 ui->refcount = 0; 9323done: 9324 sx_xunlock(&t4_uld_list_lock); 9325 return (rc); 9326} 9327 9328int 9329t4_unregister_uld(struct uld_info *ui) 9330{ 9331 int rc = EINVAL; 9332 struct uld_info *u; 9333 9334 sx_xlock(&t4_uld_list_lock); 9335 9336 SLIST_FOREACH(u, &t4_uld_list, link) { 9337 if (u == ui) { 9338 if (ui->refcount > 0) { 9339 rc = EBUSY; 9340 goto done; 9341 } 9342 9343 SLIST_REMOVE(&t4_uld_list, ui, uld_info, link); 9344 rc = 0; 9345 goto done; 9346 } 9347 } 9348done: 9349 sx_xunlock(&t4_uld_list_lock); 9350 return (rc); 9351} 9352 9353int 9354t4_activate_uld(struct adapter *sc, int id) 9355{ 9356 int rc; 9357 struct uld_info *ui; 9358 9359 ASSERT_SYNCHRONIZED_OP(sc); 9360 9361 if (id < 0 || id > ULD_MAX) 9362 return (EINVAL); 9363 rc = EAGAIN; /* kldoad the module with this ULD and try again. */ 9364 9365 sx_slock(&t4_uld_list_lock); 9366 9367 SLIST_FOREACH(ui, &t4_uld_list, link) { 9368 if (ui->uld_id == id) { 9369 if (!(sc->flags & FULL_INIT_DONE)) { 9370 rc = adapter_full_init(sc); 9371 if (rc != 0) 9372 break; 9373 } 9374 9375 rc = ui->activate(sc); 9376 if (rc == 0) { 9377 setbit(&sc->active_ulds, id); 9378 ui->refcount++; 9379 } 9380 break; 9381 } 9382 } 9383 9384 sx_sunlock(&t4_uld_list_lock); 9385 9386 return (rc); 9387} 9388 9389int 9390t4_deactivate_uld(struct adapter *sc, int id) 9391{ 9392 int rc; 9393 struct uld_info *ui; 9394 9395 ASSERT_SYNCHRONIZED_OP(sc); 9396 9397 if (id < 0 || id > ULD_MAX) 9398 return (EINVAL); 9399 rc = ENXIO; 9400 9401 sx_slock(&t4_uld_list_lock); 9402 9403 SLIST_FOREACH(ui, &t4_uld_list, link) { 9404 if (ui->uld_id == id) { 9405 rc = ui->deactivate(sc); 9406 if (rc == 0) { 9407 clrbit(&sc->active_ulds, id); 9408 ui->refcount--; 9409 } 9410 break; 9411 } 9412 } 9413 9414 sx_sunlock(&t4_uld_list_lock); 9415 9416 return (rc); 9417} 9418 9419int 9420uld_active(struct adapter *sc, int uld_id) 9421{ 9422 9423 MPASS(uld_id >= 0 && uld_id <= ULD_MAX); 9424 9425 return (isset(&sc->active_ulds, uld_id)); 9426} 9427#endif 9428 9429/* 9430 * t = ptr to tunable. 9431 * nc = number of CPUs. 9432 * c = compiled in default for that tunable. 9433 */ 9434static void 9435calculate_nqueues(int *t, int nc, const int c) 9436{ 9437 int nq; 9438 9439 if (*t > 0) 9440 return; 9441 nq = *t < 0 ? -*t : c; 9442 *t = min(nc, nq); 9443} 9444 9445/* 9446 * Come up with reasonable defaults for some of the tunables, provided they're 9447 * not set by the user (in which case we'll use the values as is). 9448 */ 9449static void 9450tweak_tunables(void) 9451{ 9452 int nc = mp_ncpus; /* our snapshot of the number of CPUs */ 9453 9454 if (t4_ntxq10g < 1) { 9455#ifdef RSS 9456 t4_ntxq10g = rss_getnumbuckets(); 9457#else 9458 calculate_nqueues(&t4_ntxq10g, nc, NTXQ_10G); 9459#endif 9460 } 9461 9462 if (t4_ntxq1g < 1) { 9463#ifdef RSS 9464 /* XXX: way too many for 1GbE? */ 9465 t4_ntxq1g = rss_getnumbuckets(); 9466#else 9467 calculate_nqueues(&t4_ntxq1g, nc, NTXQ_1G); 9468#endif 9469 } 9470 9471 calculate_nqueues(&t4_ntxq_vi, nc, NTXQ_VI); 9472 9473 if (t4_nrxq10g < 1) { 9474#ifdef RSS 9475 t4_nrxq10g = rss_getnumbuckets(); 9476#else 9477 calculate_nqueues(&t4_nrxq10g, nc, NRXQ_10G); 9478#endif 9479 } 9480 9481 if (t4_nrxq1g < 1) { 9482#ifdef RSS 9483 /* XXX: way too many for 1GbE? */ 9484 t4_nrxq1g = rss_getnumbuckets(); 9485#else 9486 calculate_nqueues(&t4_nrxq1g, nc, NRXQ_1G); 9487#endif 9488 } 9489 9490 calculate_nqueues(&t4_nrxq_vi, nc, NRXQ_VI); 9491 9492#ifdef TCP_OFFLOAD 9493 calculate_nqueues(&t4_nofldtxq10g, nc, NOFLDTXQ_10G); 9494 calculate_nqueues(&t4_nofldtxq1g, nc, NOFLDTXQ_1G); 9495 calculate_nqueues(&t4_nofldtxq_vi, nc, NOFLDTXQ_VI); 9496 calculate_nqueues(&t4_nofldrxq10g, nc, NOFLDRXQ_10G); 9497 calculate_nqueues(&t4_nofldrxq1g, nc, NOFLDRXQ_1G); 9498 calculate_nqueues(&t4_nofldrxq_vi, nc, NOFLDRXQ_VI); 9499 9500 if (t4_toecaps_allowed == -1) 9501 t4_toecaps_allowed = FW_CAPS_CONFIG_TOE; 9502 9503 if (t4_rdmacaps_allowed == -1) { 9504 t4_rdmacaps_allowed = FW_CAPS_CONFIG_RDMA_RDDP | 9505 FW_CAPS_CONFIG_RDMA_RDMAC; 9506 } 9507 9508 if (t4_iscsicaps_allowed == -1) { 9509 t4_iscsicaps_allowed = FW_CAPS_CONFIG_ISCSI_INITIATOR_PDU | 9510 FW_CAPS_CONFIG_ISCSI_TARGET_PDU | 9511 FW_CAPS_CONFIG_ISCSI_T10DIF; 9512 } 9513#else 9514 if (t4_toecaps_allowed == -1) 9515 t4_toecaps_allowed = 0; 9516 9517 if (t4_rdmacaps_allowed == -1) 9518 t4_rdmacaps_allowed = 0; 9519 9520 if (t4_iscsicaps_allowed == -1) 9521 t4_iscsicaps_allowed = 0; 9522#endif 9523 9524#ifdef DEV_NETMAP 9525 calculate_nqueues(&t4_nnmtxq_vi, nc, NNMTXQ_VI); 9526 calculate_nqueues(&t4_nnmrxq_vi, nc, NNMRXQ_VI); 9527#endif 9528 9529 if (t4_tmr_idx_10g < 0 || t4_tmr_idx_10g >= SGE_NTIMERS) 9530 t4_tmr_idx_10g = TMR_IDX_10G; 9531 9532 if (t4_pktc_idx_10g < -1 || t4_pktc_idx_10g >= SGE_NCOUNTERS) 9533 t4_pktc_idx_10g = PKTC_IDX_10G; 9534 9535 if (t4_tmr_idx_1g < 0 || t4_tmr_idx_1g >= SGE_NTIMERS) 9536 t4_tmr_idx_1g = TMR_IDX_1G; 9537 9538 if (t4_pktc_idx_1g < -1 || t4_pktc_idx_1g >= SGE_NCOUNTERS) 9539 t4_pktc_idx_1g = PKTC_IDX_1G; 9540 9541 if (t4_qsize_txq < 128) 9542 t4_qsize_txq = 128; 9543 9544 if (t4_qsize_rxq < 128) 9545 t4_qsize_rxq = 128; 9546 while (t4_qsize_rxq & 7) 9547 t4_qsize_rxq++; 9548 9549 t4_intr_types &= INTR_MSIX | INTR_MSI | INTR_INTX; 9550} 9551 9552#ifdef DDB 9553static void 9554t4_dump_tcb(struct adapter *sc, int tid) 9555{ 9556 uint32_t base, i, j, off, pf, reg, save, tcb_addr, win_pos; 9557 9558 reg = PCIE_MEM_ACCESS_REG(A_PCIE_MEM_ACCESS_OFFSET, 2); 9559 save = t4_read_reg(sc, reg); 9560 base = sc->memwin[2].mw_base; 9561 9562 /* Dump TCB for the tid */ 9563 tcb_addr = t4_read_reg(sc, A_TP_CMM_TCB_BASE); 9564 tcb_addr += tid * TCB_SIZE; 9565 9566 if (is_t4(sc)) { 9567 pf = 0; 9568 win_pos = tcb_addr & ~0xf; /* start must be 16B aligned */ 9569 } else { 9570 pf = V_PFNUM(sc->pf); 9571 win_pos = tcb_addr & ~0x7f; /* start must be 128B aligned */ 9572 } 9573 t4_write_reg(sc, reg, win_pos | pf); 9574 t4_read_reg(sc, reg); 9575 9576 off = tcb_addr - win_pos; 9577 for (i = 0; i < 4; i++) { 9578 uint32_t buf[8]; 9579 for (j = 0; j < 8; j++, off += 4) 9580 buf[j] = htonl(t4_read_reg(sc, base + off)); 9581 9582 db_printf("%08x %08x %08x %08x %08x %08x %08x %08x\n", 9583 buf[0], buf[1], buf[2], buf[3], buf[4], buf[5], buf[6], 9584 buf[7]); 9585 } 9586 9587 t4_write_reg(sc, reg, save); 9588 t4_read_reg(sc, reg); 9589} 9590 9591static void 9592t4_dump_devlog(struct adapter *sc) 9593{ 9594 struct devlog_params *dparams = &sc->params.devlog; 9595 struct fw_devlog_e e; 9596 int i, first, j, m, nentries, rc; 9597 uint64_t ftstamp = UINT64_MAX; 9598 9599 if (dparams->start == 0) { 9600 db_printf("devlog params not valid\n"); 9601 return; 9602 } 9603 9604 nentries = dparams->size / sizeof(struct fw_devlog_e); 9605 m = fwmtype_to_hwmtype(dparams->memtype); 9606 9607 /* Find the first entry. */ 9608 first = -1; 9609 for (i = 0; i < nentries && !db_pager_quit; i++) { 9610 rc = -t4_mem_read(sc, m, dparams->start + i * sizeof(e), 9611 sizeof(e), (void *)&e); 9612 if (rc != 0) 9613 break; 9614 9615 if (e.timestamp == 0) 9616 break; 9617 9618 e.timestamp = be64toh(e.timestamp); 9619 if (e.timestamp < ftstamp) { 9620 ftstamp = e.timestamp; 9621 first = i; 9622 } 9623 } 9624 9625 if (first == -1) 9626 return; 9627 9628 i = first; 9629 do { 9630 rc = -t4_mem_read(sc, m, dparams->start + i * sizeof(e), 9631 sizeof(e), (void *)&e); 9632 if (rc != 0) 9633 return; 9634 9635 if (e.timestamp == 0) 9636 return; 9637 9638 e.timestamp = be64toh(e.timestamp); 9639 e.seqno = be32toh(e.seqno); 9640 for (j = 0; j < 8; j++) 9641 e.params[j] = be32toh(e.params[j]); 9642 9643 db_printf("%10d %15ju %8s %8s ", 9644 e.seqno, e.timestamp, 9645 (e.level < nitems(devlog_level_strings) ? 9646 devlog_level_strings[e.level] : "UNKNOWN"), 9647 (e.facility < nitems(devlog_facility_strings) ? 9648 devlog_facility_strings[e.facility] : "UNKNOWN")); 9649 db_printf(e.fmt, e.params[0], e.params[1], e.params[2], 9650 e.params[3], e.params[4], e.params[5], e.params[6], 9651 e.params[7]); 9652 9653 if (++i == nentries) 9654 i = 0; 9655 } while (i != first && !db_pager_quit); 9656} 9657 9658static struct command_table db_t4_table = LIST_HEAD_INITIALIZER(db_t4_table); 9659_DB_SET(_show, t4, NULL, db_show_table, 0, &db_t4_table); 9660 9661DB_FUNC(devlog, db_show_devlog, db_t4_table, CS_OWN, NULL) 9662{ 9663 device_t dev; 9664 int t; 9665 bool valid; 9666 9667 valid = false; 9668 t = db_read_token(); 9669 if (t == tIDENT) { 9670 dev = device_lookup_by_name(db_tok_string); 9671 valid = true; 9672 } 9673 db_skip_to_eol(); 9674 if (!valid) { 9675 db_printf("usage: show t4 devlog <nexus>\n"); 9676 return; 9677 } 9678 9679 if (dev == NULL) { 9680 db_printf("device not found\n"); 9681 return; 9682 } 9683 9684 t4_dump_devlog(device_get_softc(dev)); 9685} 9686 9687DB_FUNC(tcb, db_show_t4tcb, db_t4_table, CS_OWN, NULL) 9688{ 9689 device_t dev; 9690 int radix, tid, t; 9691 bool valid; 9692 9693 valid = false; 9694 radix = db_radix; 9695 db_radix = 10; 9696 t = db_read_token(); 9697 if (t == tIDENT) { 9698 dev = device_lookup_by_name(db_tok_string); 9699 t = db_read_token(); 9700 if (t == tNUMBER) { 9701 tid = db_tok_number; 9702 valid = true; 9703 } 9704 } 9705 db_radix = radix; 9706 db_skip_to_eol(); 9707 if (!valid) { 9708 db_printf("usage: show t4 tcb <nexus> <tid>\n"); 9709 return; 9710 } 9711 9712 if (dev == NULL) { 9713 db_printf("device not found\n"); 9714 return; 9715 } 9716 if (tid < 0) { 9717 db_printf("invalid tid\n"); 9718 return; 9719 } 9720 9721 t4_dump_tcb(device_get_softc(dev), tid); 9722} 9723#endif 9724 9725static struct sx mlu; /* mod load unload */ 9726SX_SYSINIT(cxgbe_mlu, &mlu, "cxgbe mod load/unload"); 9727 9728static int 9729mod_event(module_t mod, int cmd, void *arg) 9730{ 9731 int rc = 0; 9732 static int loaded = 0; 9733 9734 switch (cmd) { 9735 case MOD_LOAD: 9736 sx_xlock(&mlu); 9737 if (loaded++ == 0) { 9738 t4_sge_modload(); 9739 t4_register_cpl_handler(CPL_SET_TCB_RPL, set_tcb_rpl); 9740 t4_register_cpl_handler(CPL_L2T_WRITE_RPL, l2t_write_rpl); 9741 t4_register_cpl_handler(CPL_TRACE_PKT, t4_trace_pkt); 9742 t4_register_cpl_handler(CPL_T5_TRACE_PKT, t5_trace_pkt); 9743 sx_init(&t4_list_lock, "T4/T5 adapters"); 9744 SLIST_INIT(&t4_list); 9745#ifdef TCP_OFFLOAD 9746 sx_init(&t4_uld_list_lock, "T4/T5 ULDs"); 9747 SLIST_INIT(&t4_uld_list); 9748#endif 9749 t4_tracer_modload(); 9750 tweak_tunables(); 9751 } 9752 sx_xunlock(&mlu); 9753 break; 9754 9755 case MOD_UNLOAD: 9756 sx_xlock(&mlu); 9757 if (--loaded == 0) { 9758 int tries; 9759 9760 sx_slock(&t4_list_lock); 9761 if (!SLIST_EMPTY(&t4_list)) { 9762 rc = EBUSY; 9763 sx_sunlock(&t4_list_lock); 9764 goto done_unload; 9765 } 9766#ifdef TCP_OFFLOAD 9767 sx_slock(&t4_uld_list_lock); 9768 if (!SLIST_EMPTY(&t4_uld_list)) { 9769 rc = EBUSY; 9770 sx_sunlock(&t4_uld_list_lock); 9771 sx_sunlock(&t4_list_lock); 9772 goto done_unload; 9773 } 9774#endif 9775 tries = 0; 9776 while (tries++ < 5 && t4_sge_extfree_refs() != 0) { 9777 uprintf("%ju clusters with custom free routine " 9778 "still is use.\n", t4_sge_extfree_refs()); 9779 pause("t4unload", 2 * hz); 9780 } 9781#ifdef TCP_OFFLOAD 9782 sx_sunlock(&t4_uld_list_lock); 9783#endif 9784 sx_sunlock(&t4_list_lock); 9785 9786 if (t4_sge_extfree_refs() == 0) { 9787 t4_tracer_modunload(); 9788#ifdef TCP_OFFLOAD 9789 sx_destroy(&t4_uld_list_lock); 9790#endif 9791 sx_destroy(&t4_list_lock); 9792 t4_sge_modunload(); 9793 loaded = 0; 9794 } else { 9795 rc = EBUSY; 9796 loaded++; /* undo earlier decrement */ 9797 } 9798 } 9799done_unload: 9800 sx_xunlock(&mlu); 9801 break; 9802 } 9803 9804 return (rc); 9805} 9806 9807static devclass_t t4_devclass, t5_devclass, t6_devclass; 9808static devclass_t cxgbe_devclass, cxl_devclass, cc_devclass; 9809static devclass_t vcxgbe_devclass, vcxl_devclass, vcc_devclass; 9810 9811DRIVER_MODULE(t4nex, pci, t4_driver, t4_devclass, mod_event, 0); 9812MODULE_VERSION(t4nex, 1); 9813MODULE_DEPEND(t4nex, firmware, 1, 1, 1); 9814 9815DRIVER_MODULE(t5nex, pci, t5_driver, t5_devclass, mod_event, 0); 9816MODULE_VERSION(t5nex, 1); 9817MODULE_DEPEND(t5nex, firmware, 1, 1, 1); 9818 9819DRIVER_MODULE(t6nex, pci, t6_driver, t6_devclass, mod_event, 0); 9820MODULE_VERSION(t6nex, 1); 9821MODULE_DEPEND(t6nex, firmware, 1, 1, 1); 9822#ifdef DEV_NETMAP 9823MODULE_DEPEND(t6nex, netmap, 1, 1, 1); 9824#endif /* DEV_NETMAP */ 9825 9826DRIVER_MODULE(cxgbe, t4nex, cxgbe_driver, cxgbe_devclass, 0, 0); 9827MODULE_VERSION(cxgbe, 1); 9828 9829DRIVER_MODULE(cxl, t5nex, cxl_driver, cxl_devclass, 0, 0); 9830MODULE_VERSION(cxl, 1); 9831 9832DRIVER_MODULE(cc, t6nex, cc_driver, cc_devclass, 0, 0); 9833MODULE_VERSION(cc, 1); 9834 9835DRIVER_MODULE(vcxgbe, cxgbe, vcxgbe_driver, vcxgbe_devclass, 0, 0); 9836MODULE_VERSION(vcxgbe, 1); 9837 9838DRIVER_MODULE(vcxl, cxl, vcxl_driver, vcxl_devclass, 0, 0); 9839MODULE_VERSION(vcxl, 1); 9840 9841DRIVER_MODULE(vcc, cc, vcc_driver, vcc_devclass, 0, 0); 9842MODULE_VERSION(vcc, 1); 9843