if_bfe.c revision 181953
1139749Simp/*- 2119917Swpaul * Copyright (c) 2003 Stuart Walsh<stu@ipng.org.uk> 3119917Swpaul * and Duncan Barclay<dmlb@dmlb.org> 4139749Simp * 5119917Swpaul * Redistribution and use in source and binary forms, with or without 6119917Swpaul * modification, are permitted provided that the following conditions 7119917Swpaul * are met: 8119917Swpaul * 1. Redistributions of source code must retain the above copyright 9119917Swpaul * notice, this list of conditions and the following disclaimer. 10119917Swpaul * 2. Redistributions in binary form must reproduce the above copyright 11119917Swpaul * notice, this list of conditions and the following disclaimer in the 12119917Swpaul * documentation and/or other materials provided with the distribution. 13119917Swpaul * 14119917Swpaul * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS 'AS IS' AND 15119917Swpaul * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 16119917Swpaul * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 17119917Swpaul * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 18119917Swpaul * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 19119917Swpaul * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 20119917Swpaul * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 21119917Swpaul * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 22119917Swpaul * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 23119917Swpaul * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 24119917Swpaul * SUCH DAMAGE. 25119917Swpaul */ 26119917Swpaul 27119917Swpaul 28119917Swpaul#include <sys/cdefs.h> 29119917Swpaul__FBSDID("$FreeBSD: head/sys/dev/bfe/if_bfe.c 181953 2008-08-21 04:21:53Z yongari $"); 30119917Swpaul 31119917Swpaul#include <sys/param.h> 32119917Swpaul#include <sys/systm.h> 33181953Syongari#include <sys/bus.h> 34181953Syongari#include <sys/endian.h> 35181953Syongari#include <sys/kernel.h> 36181953Syongari#include <sys/malloc.h> 37119917Swpaul#include <sys/mbuf.h> 38129879Sphk#include <sys/module.h> 39181953Syongari#include <sys/rman.h> 40119917Swpaul#include <sys/socket.h> 41181953Syongari#include <sys/sockio.h> 42119917Swpaul 43181953Syongari#include <net/bpf.h> 44119917Swpaul#include <net/if.h> 45119917Swpaul#include <net/ethernet.h> 46119917Swpaul#include <net/if_dl.h> 47119917Swpaul#include <net/if_media.h> 48119917Swpaul#include <net/if_types.h> 49119917Swpaul#include <net/if_vlan_var.h> 50119917Swpaul 51119917Swpaul#include <dev/mii/mii.h> 52119917Swpaul#include <dev/mii/miivar.h> 53119917Swpaul 54119917Swpaul#include <dev/pci/pcireg.h> 55119917Swpaul#include <dev/pci/pcivar.h> 56119917Swpaul 57181953Syongari#include <machine/bus.h> 58181953Syongari 59119917Swpaul#include <dev/bfe/if_bfereg.h> 60119917Swpaul 61119917SwpaulMODULE_DEPEND(bfe, pci, 1, 1, 1); 62119917SwpaulMODULE_DEPEND(bfe, ether, 1, 1, 1); 63119917SwpaulMODULE_DEPEND(bfe, miibus, 1, 1, 1); 64119917Swpaul 65151545Simp/* "device miibus" required. See GENERIC if you get errors here. */ 66119917Swpaul#include "miibus_if.h" 67119917Swpaul 68119917Swpaul#define BFE_DEVDESC_MAX 64 /* Maximum device description length */ 69119917Swpaul 70119917Swpaulstatic struct bfe_type bfe_devs[] = { 71119917Swpaul { BCOM_VENDORID, BCOM_DEVICEID_BCM4401, 72119917Swpaul "Broadcom BCM4401 Fast Ethernet" }, 73134590Sdes { BCOM_VENDORID, BCOM_DEVICEID_BCM4401B0, 74134590Sdes "Broadcom BCM4401-B0 Fast Ethernet" }, 75119917Swpaul { 0, 0, NULL } 76119917Swpaul}; 77119917Swpaul 78119917Swpaulstatic int bfe_probe (device_t); 79119917Swpaulstatic int bfe_attach (device_t); 80119917Swpaulstatic int bfe_detach (device_t); 81164456Sjhbstatic int bfe_suspend (device_t); 82164456Sjhbstatic int bfe_resume (device_t); 83119917Swpaulstatic void bfe_release_resources (struct bfe_softc *); 84119917Swpaulstatic void bfe_intr (void *); 85181953Syongaristatic int bfe_encap (struct bfe_softc *, struct mbuf **); 86119917Swpaulstatic void bfe_start (struct ifnet *); 87136804Smtmstatic void bfe_start_locked (struct ifnet *); 88119917Swpaulstatic int bfe_ioctl (struct ifnet *, u_long, caddr_t); 89119917Swpaulstatic void bfe_init (void *); 90136804Smtmstatic void bfe_init_locked (void *); 91119917Swpaulstatic void bfe_stop (struct bfe_softc *); 92175787Syongaristatic void bfe_watchdog (struct bfe_softc *); 93173839Syongaristatic int bfe_shutdown (device_t); 94119917Swpaulstatic void bfe_tick (void *); 95119917Swpaulstatic void bfe_txeof (struct bfe_softc *); 96119917Swpaulstatic void bfe_rxeof (struct bfe_softc *); 97119917Swpaulstatic void bfe_set_rx_mode (struct bfe_softc *); 98119917Swpaulstatic int bfe_list_rx_init (struct bfe_softc *); 99181953Syongaristatic void bfe_list_tx_init (struct bfe_softc *); 100181953Syongaristatic void bfe_discard_buf (struct bfe_softc *, int); 101181953Syongaristatic int bfe_list_newbuf (struct bfe_softc *, int); 102119917Swpaulstatic void bfe_rx_ring_free (struct bfe_softc *); 103119917Swpaul 104119917Swpaulstatic void bfe_pci_setup (struct bfe_softc *, u_int32_t); 105119917Swpaulstatic int bfe_ifmedia_upd (struct ifnet *); 106119917Swpaulstatic void bfe_ifmedia_sts (struct ifnet *, struct ifmediareq *); 107119917Swpaulstatic int bfe_miibus_readreg (device_t, int, int); 108119917Swpaulstatic int bfe_miibus_writereg (device_t, int, int, int); 109119917Swpaulstatic void bfe_miibus_statchg (device_t); 110133282Sdesstatic int bfe_wait_bit (struct bfe_softc *, u_int32_t, u_int32_t, 111119917Swpaul u_long, const int); 112119917Swpaulstatic void bfe_get_config (struct bfe_softc *sc); 113119917Swpaulstatic void bfe_read_eeprom (struct bfe_softc *, u_int8_t *); 114119917Swpaulstatic void bfe_stats_update (struct bfe_softc *); 115119917Swpaulstatic void bfe_clear_stats (struct bfe_softc *); 116119917Swpaulstatic int bfe_readphy (struct bfe_softc *, u_int32_t, u_int32_t*); 117119917Swpaulstatic int bfe_writephy (struct bfe_softc *, u_int32_t, u_int32_t); 118119917Swpaulstatic int bfe_resetphy (struct bfe_softc *); 119119917Swpaulstatic int bfe_setupphy (struct bfe_softc *); 120119917Swpaulstatic void bfe_chip_reset (struct bfe_softc *); 121119917Swpaulstatic void bfe_chip_halt (struct bfe_softc *); 122119917Swpaulstatic void bfe_core_reset (struct bfe_softc *); 123119917Swpaulstatic void bfe_core_disable (struct bfe_softc *); 124181953Syongaristatic int bfe_dma_alloc (struct bfe_softc *); 125181953Syongaristatic void bfe_dma_free (struct bfe_softc *sc); 126119917Swpaulstatic void bfe_dma_map (void *, bus_dma_segment_t *, int, int); 127119917Swpaulstatic void bfe_cam_write (struct bfe_softc *, u_char *, int); 128119917Swpaul 129119917Swpaulstatic device_method_t bfe_methods[] = { 130119917Swpaul /* Device interface */ 131119917Swpaul DEVMETHOD(device_probe, bfe_probe), 132119917Swpaul DEVMETHOD(device_attach, bfe_attach), 133119917Swpaul DEVMETHOD(device_detach, bfe_detach), 134119917Swpaul DEVMETHOD(device_shutdown, bfe_shutdown), 135164456Sjhb DEVMETHOD(device_suspend, bfe_suspend), 136164456Sjhb DEVMETHOD(device_resume, bfe_resume), 137119917Swpaul 138119917Swpaul /* bus interface */ 139119917Swpaul DEVMETHOD(bus_print_child, bus_generic_print_child), 140119917Swpaul DEVMETHOD(bus_driver_added, bus_generic_driver_added), 141119917Swpaul 142119917Swpaul /* MII interface */ 143119917Swpaul DEVMETHOD(miibus_readreg, bfe_miibus_readreg), 144119917Swpaul DEVMETHOD(miibus_writereg, bfe_miibus_writereg), 145119917Swpaul DEVMETHOD(miibus_statchg, bfe_miibus_statchg), 146119917Swpaul 147119917Swpaul { 0, 0 } 148119917Swpaul}; 149119917Swpaul 150119917Swpaulstatic driver_t bfe_driver = { 151119917Swpaul "bfe", 152119917Swpaul bfe_methods, 153119917Swpaul sizeof(struct bfe_softc) 154119917Swpaul}; 155119917Swpaul 156119917Swpaulstatic devclass_t bfe_devclass; 157119917Swpaul 158119917SwpaulDRIVER_MODULE(bfe, pci, bfe_driver, bfe_devclass, 0, 0); 159119917SwpaulDRIVER_MODULE(miibus, bfe, miibus_driver, miibus_devclass, 0, 0); 160119917Swpaul 161119917Swpaul/* 162133282Sdes * Probe for a Broadcom 4401 chip. 163119917Swpaul */ 164119917Swpaulstatic int 165119917Swpaulbfe_probe(device_t dev) 166119917Swpaul{ 167119917Swpaul struct bfe_type *t; 168119917Swpaul 169119917Swpaul t = bfe_devs; 170119917Swpaul 171180954Syongari while (t->bfe_name != NULL) { 172181556Syongari if (pci_get_vendor(dev) == t->bfe_vid && 173181556Syongari pci_get_device(dev) == t->bfe_did) { 174181557Syongari device_set_desc(dev, t->bfe_name); 175143163Simp return (BUS_PROBE_DEFAULT); 176119917Swpaul } 177119917Swpaul t++; 178119917Swpaul } 179119917Swpaul 180133282Sdes return (ENXIO); 181119917Swpaul} 182119917Swpaul 183181953Syongaristruct bfe_dmamap_arg { 184181953Syongari bus_addr_t bfe_busaddr; 185181953Syongari}; 186181953Syongari 187119917Swpaulstatic int 188181953Syongaribfe_dma_alloc(struct bfe_softc *sc) 189119917Swpaul{ 190181953Syongari struct bfe_dmamap_arg ctx; 191181953Syongari struct bfe_rx_data *rd; 192181953Syongari struct bfe_tx_data *td; 193119917Swpaul int error, i; 194119917Swpaul 195158075Sscottl /* 196158075Sscottl * parent tag. Apparently the chip cannot handle any DMA address 197158075Sscottl * greater than 1GB. 198158075Sscottl */ 199181953Syongari error = bus_dma_tag_create(bus_get_dma_tag(sc->bfe_dev), /* parent */ 200181953Syongari 1, 0, /* alignment, boundary */ 201181953Syongari BFE_DMA_MAXADDR, /* lowaddr */ 202181953Syongari BUS_SPACE_MAXADDR, /* highaddr */ 203181953Syongari NULL, NULL, /* filter, filterarg */ 204181953Syongari BUS_SPACE_MAXSIZE_32BIT, /* maxsize */ 205181953Syongari 0, /* nsegments */ 206181953Syongari BUS_SPACE_MAXSIZE_32BIT, /* maxsegsize */ 207181953Syongari 0, /* flags */ 208181953Syongari NULL, NULL, /* lockfunc, lockarg */ 209181953Syongari &sc->bfe_parent_tag); 210181953Syongari if (error != 0) { 211181953Syongari device_printf(sc->bfe_dev, "cannot create parent DMA tag.\n"); 212181953Syongari goto fail; 213181953Syongari } 214119917Swpaul 215181953Syongari /* Create tag for Tx ring. */ 216181953Syongari error = bus_dma_tag_create(sc->bfe_parent_tag, /* parent */ 217181953Syongari BFE_TX_RING_ALIGN, 0, /* alignment, boundary */ 218181953Syongari BUS_SPACE_MAXADDR, /* lowaddr */ 219181953Syongari BUS_SPACE_MAXADDR, /* highaddr */ 220181953Syongari NULL, NULL, /* filter, filterarg */ 221181953Syongari BFE_TX_LIST_SIZE, /* maxsize */ 222181953Syongari 1, /* nsegments */ 223181953Syongari BFE_TX_LIST_SIZE, /* maxsegsize */ 224181953Syongari 0, /* flags */ 225181953Syongari NULL, NULL, /* lockfunc, lockarg */ 226181953Syongari &sc->bfe_tx_tag); 227181953Syongari if (error != 0) { 228181953Syongari device_printf(sc->bfe_dev, "cannot create Tx ring DMA tag.\n"); 229181953Syongari goto fail; 230181953Syongari } 231119917Swpaul 232181953Syongari /* Create tag for Rx ring. */ 233181953Syongari error = bus_dma_tag_create(sc->bfe_parent_tag, /* parent */ 234181953Syongari BFE_RX_RING_ALIGN, 0, /* alignment, boundary */ 235181953Syongari BUS_SPACE_MAXADDR, /* lowaddr */ 236181953Syongari BUS_SPACE_MAXADDR, /* highaddr */ 237181953Syongari NULL, NULL, /* filter, filterarg */ 238181953Syongari BFE_RX_LIST_SIZE, /* maxsize */ 239181953Syongari 1, /* nsegments */ 240181953Syongari BFE_RX_LIST_SIZE, /* maxsegsize */ 241181953Syongari 0, /* flags */ 242181953Syongari NULL, NULL, /* lockfunc, lockarg */ 243181953Syongari &sc->bfe_rx_tag); 244181953Syongari if (error != 0) { 245181953Syongari device_printf(sc->bfe_dev, "cannot create Rx ring DMA tag.\n"); 246181953Syongari goto fail; 247119917Swpaul } 248119917Swpaul 249181953Syongari /* Create tag for Tx buffers. */ 250181953Syongari error = bus_dma_tag_create(sc->bfe_parent_tag, /* parent */ 251181953Syongari 1, 0, /* alignment, boundary */ 252181953Syongari BUS_SPACE_MAXADDR, /* lowaddr */ 253181953Syongari BUS_SPACE_MAXADDR, /* highaddr */ 254181953Syongari NULL, NULL, /* filter, filterarg */ 255181953Syongari MCLBYTES * BFE_MAXTXSEGS, /* maxsize */ 256181953Syongari BFE_MAXTXSEGS, /* nsegments */ 257181953Syongari MCLBYTES, /* maxsegsize */ 258181953Syongari 0, /* flags */ 259181953Syongari NULL, NULL, /* lockfunc, lockarg */ 260181953Syongari &sc->bfe_txmbuf_tag); 261181953Syongari if (error != 0) { 262181953Syongari device_printf(sc->bfe_dev, 263181953Syongari "cannot create Tx buffer DMA tag.\n"); 264181953Syongari goto fail; 265181953Syongari } 266119917Swpaul 267181953Syongari /* Create tag for Rx buffers. */ 268181953Syongari error = bus_dma_tag_create(sc->bfe_parent_tag, /* parent */ 269181953Syongari 1, 0, /* alignment, boundary */ 270181953Syongari BUS_SPACE_MAXADDR, /* lowaddr */ 271181953Syongari BUS_SPACE_MAXADDR, /* highaddr */ 272181953Syongari NULL, NULL, /* filter, filterarg */ 273181953Syongari MCLBYTES, /* maxsize */ 274181953Syongari 1, /* nsegments */ 275181953Syongari MCLBYTES, /* maxsegsize */ 276181953Syongari 0, /* flags */ 277181953Syongari NULL, NULL, /* lockfunc, lockarg */ 278181953Syongari &sc->bfe_rxmbuf_tag); 279181953Syongari if (error != 0) { 280181953Syongari device_printf(sc->bfe_dev, 281181953Syongari "cannot create Rx buffer DMA tag.\n"); 282181953Syongari goto fail; 283119917Swpaul } 284119917Swpaul 285181953Syongari /* Allocate DMA'able memory and load DMA map. */ 286181953Syongari error = bus_dmamem_alloc(sc->bfe_tx_tag, (void *)&sc->bfe_tx_list, 287181953Syongari BUS_DMA_WAITOK | BUS_DMA_ZERO | BUS_DMA_COHERENT, &sc->bfe_tx_map); 288181953Syongari if (error != 0) { 289181953Syongari device_printf(sc->bfe_dev, 290181953Syongari "cannot allocate DMA'able memory for Tx ring.\n"); 291181953Syongari goto fail; 292181953Syongari } 293181953Syongari ctx.bfe_busaddr = 0; 294181953Syongari error = bus_dmamap_load(sc->bfe_tx_tag, sc->bfe_tx_map, 295181953Syongari sc->bfe_tx_list, BFE_TX_LIST_SIZE, bfe_dma_map, &ctx, 296181953Syongari BUS_DMA_NOWAIT); 297181953Syongari if (error != 0 || ctx.bfe_busaddr == 0) { 298181953Syongari device_printf(sc->bfe_dev, 299181953Syongari "cannot load DMA'able memory for Tx ring.\n"); 300181953Syongari goto fail; 301181953Syongari } 302181953Syongari sc->bfe_tx_dma = BFE_ADDR_LO(ctx.bfe_busaddr); 303119917Swpaul 304181953Syongari error = bus_dmamem_alloc(sc->bfe_rx_tag, (void *)&sc->bfe_rx_list, 305181953Syongari BUS_DMA_WAITOK | BUS_DMA_ZERO | BUS_DMA_COHERENT, &sc->bfe_rx_map); 306181953Syongari if (error != 0) { 307181953Syongari device_printf(sc->bfe_dev, 308181953Syongari "cannot allocate DMA'able memory for Rx ring.\n"); 309181953Syongari goto fail; 310119917Swpaul } 311181953Syongari ctx.bfe_busaddr = 0; 312181953Syongari error = bus_dmamap_load(sc->bfe_rx_tag, sc->bfe_rx_map, 313181953Syongari sc->bfe_rx_list, BFE_RX_LIST_SIZE, bfe_dma_map, &ctx, 314181953Syongari BUS_DMA_NOWAIT); 315181953Syongari if (error != 0 || ctx.bfe_busaddr == 0) { 316181953Syongari device_printf(sc->bfe_dev, 317181953Syongari "cannot load DMA'able memory for Rx ring.\n"); 318181953Syongari goto fail; 319181953Syongari } 320181953Syongari sc->bfe_rx_dma = BFE_ADDR_LO(ctx.bfe_busaddr); 321119917Swpaul 322181953Syongari /* Create DMA maps for Tx buffers. */ 323181953Syongari for (i = 0; i < BFE_TX_LIST_CNT; i++) { 324181953Syongari td = &sc->bfe_tx_ring[i]; 325181953Syongari td->bfe_mbuf = NULL; 326181953Syongari td->bfe_map = NULL; 327181953Syongari error = bus_dmamap_create(sc->bfe_txmbuf_tag, 0, &td->bfe_map); 328181953Syongari if (error != 0) { 329181953Syongari device_printf(sc->bfe_dev, 330181953Syongari "cannot create DMA map for Tx.\n"); 331181953Syongari goto fail; 332119917Swpaul } 333119917Swpaul } 334119917Swpaul 335181953Syongari /* Create spare DMA map for Rx buffers. */ 336181953Syongari error = bus_dmamap_create(sc->bfe_rxmbuf_tag, 0, &sc->bfe_rx_sparemap); 337181953Syongari if (error != 0) { 338181953Syongari device_printf(sc->bfe_dev, "cannot create spare DMA map for Rx.\n"); 339181953Syongari goto fail; 340181953Syongari } 341181953Syongari /* Create DMA maps for Rx buffers. */ 342181953Syongari for (i = 0; i < BFE_RX_LIST_CNT; i++) { 343181953Syongari rd = &sc->bfe_rx_ring[i]; 344181953Syongari rd->bfe_mbuf = NULL; 345181953Syongari rd->bfe_map = NULL; 346181953Syongari rd->bfe_ctrl = 0; 347181953Syongari error = bus_dmamap_create(sc->bfe_rxmbuf_tag, 0, &rd->bfe_map); 348181953Syongari if (error != 0) { 349181953Syongari device_printf(sc->bfe_dev, 350181953Syongari "cannot create DMA map for Rx.\n"); 351181953Syongari goto fail; 352119917Swpaul } 353119917Swpaul } 354119917Swpaul 355181953Syongarifail: 356181953Syongari return (error); 357181953Syongari} 358119917Swpaul 359181953Syongaristatic void 360181953Syongaribfe_dma_free(struct bfe_softc *sc) 361181953Syongari{ 362181953Syongari struct bfe_tx_data *td; 363181953Syongari struct bfe_rx_data *rd; 364181953Syongari int i; 365119917Swpaul 366181953Syongari /* Tx ring. */ 367181953Syongari if (sc->bfe_tx_tag != NULL) { 368181953Syongari if (sc->bfe_tx_map != NULL) 369181953Syongari bus_dmamap_unload(sc->bfe_tx_tag, sc->bfe_tx_map); 370181953Syongari if (sc->bfe_tx_map != NULL && sc->bfe_tx_list != NULL) 371181953Syongari bus_dmamem_free(sc->bfe_tx_tag, sc->bfe_tx_list, 372181953Syongari sc->bfe_tx_map); 373181953Syongari sc->bfe_tx_map = NULL; 374181953Syongari sc->bfe_tx_list = NULL; 375181953Syongari bus_dma_tag_destroy(sc->bfe_tx_tag); 376181953Syongari sc->bfe_tx_tag = NULL; 377181953Syongari } 378119917Swpaul 379181953Syongari /* Rx ring. */ 380181953Syongari if (sc->bfe_rx_tag != NULL) { 381181953Syongari if (sc->bfe_rx_map != NULL) 382181953Syongari bus_dmamap_unload(sc->bfe_rx_tag, sc->bfe_rx_map); 383181953Syongari if (sc->bfe_rx_map != NULL && sc->bfe_rx_list != NULL) 384181953Syongari bus_dmamem_free(sc->bfe_rx_tag, sc->bfe_rx_list, 385181953Syongari sc->bfe_rx_map); 386181953Syongari sc->bfe_rx_map = NULL; 387181953Syongari sc->bfe_rx_list = NULL; 388181953Syongari bus_dma_tag_destroy(sc->bfe_rx_tag); 389181953Syongari sc->bfe_rx_tag = NULL; 390181953Syongari } 391119917Swpaul 392181953Syongari /* Tx buffers. */ 393181953Syongari if (sc->bfe_txmbuf_tag != NULL) { 394181953Syongari for (i = 0; i < BFE_TX_LIST_CNT; i++) { 395181953Syongari td = &sc->bfe_tx_ring[i]; 396181953Syongari if (td->bfe_map != NULL) { 397181953Syongari bus_dmamap_destroy(sc->bfe_txmbuf_tag, 398181953Syongari td->bfe_map); 399181953Syongari td->bfe_map = NULL; 400181953Syongari } 401181953Syongari } 402181953Syongari bus_dma_tag_destroy(sc->bfe_txmbuf_tag); 403181953Syongari sc->bfe_txmbuf_tag = NULL; 404181953Syongari } 405119917Swpaul 406181953Syongari /* Rx buffers. */ 407181953Syongari if (sc->bfe_rxmbuf_tag != NULL) { 408181953Syongari for (i = 0; i < BFE_RX_LIST_CNT; i++) { 409181953Syongari rd = &sc->bfe_rx_ring[i]; 410181953Syongari if (rd->bfe_map != NULL) { 411181953Syongari bus_dmamap_destroy(sc->bfe_rxmbuf_tag, 412181953Syongari rd->bfe_map); 413181953Syongari rd->bfe_map = NULL; 414181953Syongari } 415181953Syongari } 416181953Syongari if (sc->bfe_rx_sparemap != NULL) { 417181953Syongari bus_dmamap_destroy(sc->bfe_rxmbuf_tag, 418181953Syongari sc->bfe_rx_sparemap); 419181953Syongari sc->bfe_rx_sparemap = NULL; 420181953Syongari } 421181953Syongari bus_dma_tag_destroy(sc->bfe_rxmbuf_tag); 422181953Syongari sc->bfe_rxmbuf_tag = NULL; 423181953Syongari } 424119917Swpaul 425181953Syongari if (sc->bfe_parent_tag != NULL) { 426181953Syongari bus_dma_tag_destroy(sc->bfe_parent_tag); 427181953Syongari sc->bfe_parent_tag = NULL; 428181953Syongari } 429119917Swpaul} 430119917Swpaul 431119917Swpaulstatic int 432119917Swpaulbfe_attach(device_t dev) 433119917Swpaul{ 434147256Sbrooks struct ifnet *ifp = NULL; 435119917Swpaul struct bfe_softc *sc; 436180950Syongari int error = 0, rid; 437119917Swpaul 438119917Swpaul sc = device_get_softc(dev); 439119917Swpaul mtx_init(&sc->bfe_mtx, device_get_nameunit(dev), MTX_NETWORK_LOCK, 440136804Smtm MTX_DEF); 441175787Syongari callout_init_mtx(&sc->bfe_stat_co, &sc->bfe_mtx, 0); 442119917Swpaul 443119917Swpaul sc->bfe_dev = dev; 444119917Swpaul 445119917Swpaul /* 446119917Swpaul * Map control/status registers. 447119917Swpaul */ 448119917Swpaul pci_enable_busmaster(dev); 449119917Swpaul 450181953Syongari rid = PCIR_BAR(0); 451127135Snjl sc->bfe_res = bus_alloc_resource_any(dev, SYS_RES_MEMORY, &rid, 452119917Swpaul RF_ACTIVE); 453119917Swpaul if (sc->bfe_res == NULL) { 454180950Syongari device_printf(dev, "couldn't map memory\n"); 455119917Swpaul error = ENXIO; 456119917Swpaul goto fail; 457119917Swpaul } 458119917Swpaul 459119917Swpaul /* Allocate interrupt */ 460119917Swpaul rid = 0; 461119917Swpaul 462127135Snjl sc->bfe_irq = bus_alloc_resource_any(dev, SYS_RES_IRQ, &rid, 463119917Swpaul RF_SHAREABLE | RF_ACTIVE); 464119917Swpaul if (sc->bfe_irq == NULL) { 465180950Syongari device_printf(dev, "couldn't map interrupt\n"); 466119917Swpaul error = ENXIO; 467119917Swpaul goto fail; 468119917Swpaul } 469119917Swpaul 470181953Syongari if (bfe_dma_alloc(sc) != 0) { 471180950Syongari device_printf(dev, "failed to allocate DMA resources\n"); 472119917Swpaul error = ENXIO; 473119917Swpaul goto fail; 474119917Swpaul } 475119917Swpaul 476119917Swpaul /* Set up ifnet structure */ 477147256Sbrooks ifp = sc->bfe_ifp = if_alloc(IFT_ETHER); 478147256Sbrooks if (ifp == NULL) { 479180950Syongari device_printf(dev, "failed to if_alloc()\n"); 480147256Sbrooks error = ENOSPC; 481147256Sbrooks goto fail; 482147256Sbrooks } 483119917Swpaul ifp->if_softc = sc; 484121816Sbrooks if_initname(ifp, device_get_name(dev), device_get_unit(dev)); 485119917Swpaul ifp->if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST; 486119917Swpaul ifp->if_ioctl = bfe_ioctl; 487119917Swpaul ifp->if_start = bfe_start; 488119917Swpaul ifp->if_init = bfe_init; 489119917Swpaul ifp->if_mtu = ETHERMTU; 490131455Smlaier IFQ_SET_MAXLEN(&ifp->if_snd, BFE_TX_QLEN); 491131455Smlaier ifp->if_snd.ifq_drv_maxlen = BFE_TX_QLEN; 492131455Smlaier IFQ_SET_READY(&ifp->if_snd); 493119917Swpaul 494119917Swpaul bfe_get_config(sc); 495119917Swpaul 496119917Swpaul /* Reset the chip and turn on the PHY */ 497136804Smtm BFE_LOCK(sc); 498119917Swpaul bfe_chip_reset(sc); 499136804Smtm BFE_UNLOCK(sc); 500119917Swpaul 501119917Swpaul if (mii_phy_probe(dev, &sc->bfe_miibus, 502119917Swpaul bfe_ifmedia_upd, bfe_ifmedia_sts)) { 503180950Syongari device_printf(dev, "MII without any PHY!\n"); 504119917Swpaul error = ENXIO; 505119917Swpaul goto fail; 506119917Swpaul } 507119917Swpaul 508147256Sbrooks ether_ifattach(ifp, sc->bfe_enaddr); 509119917Swpaul 510119917Swpaul /* 511129708Sdes * Tell the upper layer(s) we support long frames. 512129708Sdes */ 513129708Sdes ifp->if_data.ifi_hdrlen = sizeof(struct ether_vlan_header); 514129708Sdes ifp->if_capabilities |= IFCAP_VLAN_MTU; 515129709Sdes ifp->if_capenable |= IFCAP_VLAN_MTU; 516129708Sdes 517129708Sdes /* 518119917Swpaul * Hook interrupt last to avoid having to lock softc 519119917Swpaul */ 520136804Smtm error = bus_setup_intr(dev, sc->bfe_irq, INTR_TYPE_NET | INTR_MPSAFE, 521166901Spiso NULL, bfe_intr, sc, &sc->bfe_intrhand); 522119917Swpaul 523119917Swpaul if (error) { 524180950Syongari device_printf(dev, "couldn't set up irq\n"); 525119917Swpaul goto fail; 526119917Swpaul } 527119917Swpaulfail: 528181953Syongari if (error != 0) 529181953Syongari bfe_detach(dev); 530133282Sdes return (error); 531119917Swpaul} 532119917Swpaul 533119917Swpaulstatic int 534119917Swpaulbfe_detach(device_t dev) 535119917Swpaul{ 536119917Swpaul struct bfe_softc *sc; 537119917Swpaul struct ifnet *ifp; 538119917Swpaul 539119917Swpaul sc = device_get_softc(dev); 540119917Swpaul 541147256Sbrooks ifp = sc->bfe_ifp; 542119917Swpaul 543119917Swpaul if (device_is_attached(dev)) { 544175787Syongari BFE_LOCK(sc); 545119917Swpaul bfe_stop(sc); 546175787Syongari BFE_UNLOCK(sc); 547175787Syongari callout_drain(&sc->bfe_stat_co); 548175787Syongari if (ifp != NULL) 549175787Syongari ether_ifdetach(ifp); 550119917Swpaul } 551119917Swpaul 552181953Syongari BFE_LOCK(sc); 553119917Swpaul bfe_chip_reset(sc); 554181953Syongari BFE_UNLOCK(sc); 555119917Swpaul 556119917Swpaul bus_generic_detach(dev); 557180954Syongari if (sc->bfe_miibus != NULL) 558119917Swpaul device_delete_child(dev, sc->bfe_miibus); 559119917Swpaul 560119917Swpaul bfe_release_resources(sc); 561181953Syongari bfe_dma_free(sc); 562119917Swpaul mtx_destroy(&sc->bfe_mtx); 563119917Swpaul 564133282Sdes return (0); 565119917Swpaul} 566119917Swpaul 567119917Swpaul/* 568119917Swpaul * Stop all chip I/O so that the kernel's probe routines don't 569119917Swpaul * get confused by errant DMAs when rebooting. 570119917Swpaul */ 571173839Syongaristatic int 572119917Swpaulbfe_shutdown(device_t dev) 573119917Swpaul{ 574119917Swpaul struct bfe_softc *sc; 575119917Swpaul 576119917Swpaul sc = device_get_softc(dev); 577119917Swpaul BFE_LOCK(sc); 578133282Sdes bfe_stop(sc); 579119917Swpaul 580119917Swpaul BFE_UNLOCK(sc); 581173839Syongari 582173839Syongari return (0); 583119917Swpaul} 584119917Swpaul 585119917Swpaulstatic int 586164456Sjhbbfe_suspend(device_t dev) 587164456Sjhb{ 588164456Sjhb struct bfe_softc *sc; 589164456Sjhb 590164456Sjhb sc = device_get_softc(dev); 591164456Sjhb BFE_LOCK(sc); 592164456Sjhb bfe_stop(sc); 593164456Sjhb BFE_UNLOCK(sc); 594164456Sjhb 595164456Sjhb return (0); 596164456Sjhb} 597164456Sjhb 598164456Sjhbstatic int 599164456Sjhbbfe_resume(device_t dev) 600164456Sjhb{ 601164456Sjhb struct bfe_softc *sc; 602164456Sjhb struct ifnet *ifp; 603164456Sjhb 604164456Sjhb sc = device_get_softc(dev); 605164456Sjhb ifp = sc->bfe_ifp; 606164456Sjhb BFE_LOCK(sc); 607164456Sjhb bfe_chip_reset(sc); 608164456Sjhb if (ifp->if_flags & IFF_UP) { 609164456Sjhb bfe_init_locked(sc); 610164456Sjhb if (ifp->if_drv_flags & IFF_DRV_RUNNING && 611164456Sjhb !IFQ_DRV_IS_EMPTY(&ifp->if_snd)) 612164456Sjhb bfe_start_locked(ifp); 613164456Sjhb } 614164456Sjhb BFE_UNLOCK(sc); 615164456Sjhb 616164456Sjhb return (0); 617164456Sjhb} 618164456Sjhb 619164456Sjhbstatic int 620119917Swpaulbfe_miibus_readreg(device_t dev, int phy, int reg) 621119917Swpaul{ 622119917Swpaul struct bfe_softc *sc; 623119917Swpaul u_int32_t ret; 624119917Swpaul 625119917Swpaul sc = device_get_softc(dev); 626180954Syongari if (phy != sc->bfe_phyaddr) 627133282Sdes return (0); 628119917Swpaul bfe_readphy(sc, reg, &ret); 629119917Swpaul 630133282Sdes return (ret); 631119917Swpaul} 632119917Swpaul 633119917Swpaulstatic int 634119917Swpaulbfe_miibus_writereg(device_t dev, int phy, int reg, int val) 635119917Swpaul{ 636119917Swpaul struct bfe_softc *sc; 637119917Swpaul 638119917Swpaul sc = device_get_softc(dev); 639180954Syongari if (phy != sc->bfe_phyaddr) 640133282Sdes return (0); 641133282Sdes bfe_writephy(sc, reg, val); 642119917Swpaul 643133282Sdes return (0); 644119917Swpaul} 645119917Swpaul 646119917Swpaulstatic void 647119917Swpaulbfe_miibus_statchg(device_t dev) 648119917Swpaul{ 649175787Syongari struct bfe_softc *sc; 650175787Syongari struct mii_data *mii; 651175787Syongari u_int32_t val, flow; 652175787Syongari 653175787Syongari sc = device_get_softc(dev); 654175787Syongari mii = device_get_softc(sc->bfe_miibus); 655175787Syongari 656175787Syongari if ((mii->mii_media_status & IFM_ACTIVE) != 0) { 657175787Syongari if (IFM_SUBTYPE(mii->mii_media_active) != IFM_NONE) 658175787Syongari sc->bfe_link = 1; 659175787Syongari } else 660175787Syongari sc->bfe_link = 0; 661175787Syongari 662175787Syongari /* XXX Should stop Rx/Tx engine prior to touching MAC. */ 663175787Syongari val = CSR_READ_4(sc, BFE_TX_CTRL); 664175787Syongari val &= ~BFE_TX_DUPLEX; 665175787Syongari if ((IFM_OPTIONS(mii->mii_media_active) & IFM_FDX) != 0) { 666175787Syongari val |= BFE_TX_DUPLEX; 667175787Syongari flow = 0; 668175787Syongari#ifdef notyet 669175787Syongari flow = CSR_READ_4(sc, BFE_RXCONF); 670175787Syongari flow &= ~BFE_RXCONF_FLOW; 671175787Syongari if ((IFM_OPTIONS(sc->sc_mii->mii_media_active) & 672175787Syongari IFM_ETH_RXPAUSE) != 0) 673175787Syongari flow |= BFE_RXCONF_FLOW; 674175787Syongari CSR_WRITE_4(sc, BFE_RXCONF, flow); 675175787Syongari /* 676175787Syongari * It seems that the hardware has Tx pause issues 677175787Syongari * so enable only Rx pause. 678175787Syongari */ 679175787Syongari flow = CSR_READ_4(sc, BFE_MAC_FLOW); 680175787Syongari flow &= ~BFE_FLOW_PAUSE_ENAB; 681175787Syongari CSR_WRITE_4(sc, BFE_MAC_FLOW, flow); 682175787Syongari#endif 683175787Syongari } 684175787Syongari CSR_WRITE_4(sc, BFE_TX_CTRL, val); 685119917Swpaul} 686119917Swpaul 687119917Swpaulstatic void 688119917Swpaulbfe_tx_ring_free(struct bfe_softc *sc) 689119917Swpaul{ 690126470Sjulian int i; 691133282Sdes 692126470Sjulian for(i = 0; i < BFE_TX_LIST_CNT; i++) { 693180954Syongari if (sc->bfe_tx_ring[i].bfe_mbuf != NULL) { 694181953Syongari bus_dmamap_sync(sc->bfe_txmbuf_tag, 695181953Syongari sc->bfe_tx_ring[i].bfe_map, BUS_DMASYNC_POSTWRITE); 696181953Syongari bus_dmamap_unload(sc->bfe_txmbuf_tag, 697181953Syongari sc->bfe_tx_ring[i].bfe_map); 698126470Sjulian m_freem(sc->bfe_tx_ring[i].bfe_mbuf); 699126470Sjulian sc->bfe_tx_ring[i].bfe_mbuf = NULL; 700126470Sjulian } 701126470Sjulian } 702126470Sjulian bzero(sc->bfe_tx_list, BFE_TX_LIST_SIZE); 703181953Syongari bus_dmamap_sync(sc->bfe_tx_tag, sc->bfe_tx_map, 704181953Syongari BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 705119917Swpaul} 706119917Swpaul 707119917Swpaulstatic void 708119917Swpaulbfe_rx_ring_free(struct bfe_softc *sc) 709119917Swpaul{ 710119917Swpaul int i; 711119917Swpaul 712119917Swpaul for (i = 0; i < BFE_RX_LIST_CNT; i++) { 713119917Swpaul if (sc->bfe_rx_ring[i].bfe_mbuf != NULL) { 714181953Syongari bus_dmamap_sync(sc->bfe_rxmbuf_tag, 715181953Syongari sc->bfe_rx_ring[i].bfe_map, BUS_DMASYNC_POSTREAD); 716181953Syongari bus_dmamap_unload(sc->bfe_rxmbuf_tag, 717181953Syongari sc->bfe_rx_ring[i].bfe_map); 718119917Swpaul m_freem(sc->bfe_rx_ring[i].bfe_mbuf); 719119917Swpaul sc->bfe_rx_ring[i].bfe_mbuf = NULL; 720119917Swpaul } 721119917Swpaul } 722119917Swpaul bzero(sc->bfe_rx_list, BFE_RX_LIST_SIZE); 723181953Syongari bus_dmamap_sync(sc->bfe_rx_tag, sc->bfe_rx_map, 724181953Syongari BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 725119917Swpaul} 726119917Swpaul 727133282Sdesstatic int 728119917Swpaulbfe_list_rx_init(struct bfe_softc *sc) 729119917Swpaul{ 730181953Syongari struct bfe_rx_data *rd; 731119917Swpaul int i; 732119917Swpaul 733181953Syongari sc->bfe_rx_prod = sc->bfe_rx_cons = 0; 734181953Syongari bzero(sc->bfe_rx_list, BFE_RX_LIST_SIZE); 735181953Syongari for (i = 0; i < BFE_RX_LIST_CNT; i++) { 736181953Syongari rd = &sc->bfe_rx_ring[i]; 737181953Syongari rd->bfe_mbuf = NULL; 738181953Syongari rd->bfe_ctrl = 0; 739181953Syongari if (bfe_list_newbuf(sc, i) != 0) 740133282Sdes return (ENOBUFS); 741119917Swpaul } 742119917Swpaul 743181953Syongari bus_dmamap_sync(sc->bfe_rx_tag, sc->bfe_rx_map, 744181953Syongari BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 745119917Swpaul CSR_WRITE_4(sc, BFE_DMARX_PTR, (i * sizeof(struct bfe_desc))); 746119917Swpaul 747133282Sdes return (0); 748119917Swpaul} 749119917Swpaul 750181953Syongaristatic void 751181953Syongaribfe_list_tx_init(struct bfe_softc *sc) 752181953Syongari{ 753181953Syongari int i; 754181953Syongari 755181953Syongari sc->bfe_tx_cnt = sc->bfe_tx_prod = sc->bfe_tx_cons = 0; 756181953Syongari bzero(sc->bfe_tx_list, BFE_TX_LIST_SIZE); 757181953Syongari for (i = 0; i < BFE_TX_LIST_CNT; i++) 758181953Syongari sc->bfe_tx_ring[i].bfe_mbuf = NULL; 759181953Syongari 760181953Syongari bus_dmamap_sync(sc->bfe_tx_tag, sc->bfe_tx_map, 761181953Syongari BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 762181953Syongari} 763181953Syongari 764181953Syongaristatic void 765181953Syongaribfe_discard_buf(struct bfe_softc *sc, int c) 766181953Syongari{ 767181953Syongari struct bfe_rx_data *r; 768181953Syongari struct bfe_desc *d; 769181953Syongari 770181953Syongari r = &sc->bfe_rx_ring[c]; 771181953Syongari d = &sc->bfe_rx_list[c]; 772181953Syongari d->bfe_ctrl = htole32(r->bfe_ctrl); 773181953Syongari} 774181953Syongari 775119917Swpaulstatic int 776181953Syongaribfe_list_newbuf(struct bfe_softc *sc, int c) 777119917Swpaul{ 778119917Swpaul struct bfe_rxheader *rx_header; 779119917Swpaul struct bfe_desc *d; 780181953Syongari struct bfe_rx_data *r; 781181953Syongari struct mbuf *m; 782181953Syongari bus_dma_segment_t segs[1]; 783181953Syongari bus_dmamap_t map; 784119917Swpaul u_int32_t ctrl; 785181953Syongari int nsegs; 786119917Swpaul 787181953Syongari m = m_getcl(M_DONTWAIT, MT_DATA, M_PKTHDR); 788181953Syongari m->m_len = m->m_pkthdr.len = MCLBYTES; 789119917Swpaul 790181953Syongari if (bus_dmamap_load_mbuf_sg(sc->bfe_rxmbuf_tag, sc->bfe_rx_sparemap, 791181953Syongari m, segs, &nsegs, 0) != 0) { 792181953Syongari m_freem(m); 793181953Syongari return (ENOBUFS); 794119917Swpaul } 795119917Swpaul 796181953Syongari KASSERT(nsegs == 1, ("%s: %d segments returned!", __func__, nsegs)); 797181953Syongari r = &sc->bfe_rx_ring[c]; 798181953Syongari if (r->bfe_mbuf != NULL) { 799181953Syongari bus_dmamap_sync(sc->bfe_rxmbuf_tag, r->bfe_map, 800181953Syongari BUS_DMASYNC_POSTREAD); 801181953Syongari bus_dmamap_unload(sc->bfe_rxmbuf_tag, r->bfe_map); 802181953Syongari } 803181953Syongari map = r->bfe_map; 804181953Syongari r->bfe_map = sc->bfe_rx_sparemap; 805181953Syongari sc->bfe_rx_sparemap = map; 806181953Syongari r->bfe_mbuf = m; 807181953Syongari 808119917Swpaul rx_header = mtod(m, struct bfe_rxheader *); 809119917Swpaul rx_header->len = 0; 810119917Swpaul rx_header->flags = 0; 811181953Syongari bus_dmamap_sync(sc->bfe_rxmbuf_tag, r->bfe_map, BUS_DMASYNC_PREREAD); 812181953Syongari 813181953Syongari ctrl = segs[0].ds_len & BFE_DESC_LEN; 814181953Syongari KASSERT(ctrl > ETHER_MAX_LEN + 32, ("%s: buffer size too small(%d)!", 815181953Syongari __func__, ctrl)); 816181953Syongari if (c == BFE_RX_LIST_CNT - 1) 817181953Syongari ctrl |= BFE_DESC_EOT; 818181953Syongari r->bfe_ctrl = ctrl; 819119917Swpaul 820119917Swpaul d = &sc->bfe_rx_list[c]; 821181953Syongari d->bfe_ctrl = htole32(ctrl); 822181953Syongari /* The chip needs all addresses to be added to BFE_PCI_DMA. */ 823181953Syongari d->bfe_addr = htole32(BFE_ADDR_LO(segs[0].ds_addr) + BFE_PCI_DMA); 824119917Swpaul 825133282Sdes return (0); 826119917Swpaul} 827119917Swpaul 828119917Swpaulstatic void 829119917Swpaulbfe_get_config(struct bfe_softc *sc) 830119917Swpaul{ 831119917Swpaul u_int8_t eeprom[128]; 832119917Swpaul 833119917Swpaul bfe_read_eeprom(sc, eeprom); 834119917Swpaul 835147256Sbrooks sc->bfe_enaddr[0] = eeprom[79]; 836147256Sbrooks sc->bfe_enaddr[1] = eeprom[78]; 837147256Sbrooks sc->bfe_enaddr[2] = eeprom[81]; 838147256Sbrooks sc->bfe_enaddr[3] = eeprom[80]; 839147256Sbrooks sc->bfe_enaddr[4] = eeprom[83]; 840147256Sbrooks sc->bfe_enaddr[5] = eeprom[82]; 841119917Swpaul 842119917Swpaul sc->bfe_phyaddr = eeprom[90] & 0x1f; 843119917Swpaul sc->bfe_mdc_port = (eeprom[90] >> 14) & 0x1; 844119917Swpaul 845133282Sdes sc->bfe_core_unit = 0; 846119917Swpaul sc->bfe_dma_offset = BFE_PCI_DMA; 847119917Swpaul} 848119917Swpaul 849119917Swpaulstatic void 850119917Swpaulbfe_pci_setup(struct bfe_softc *sc, u_int32_t cores) 851119917Swpaul{ 852119917Swpaul u_int32_t bar_orig, pci_rev, val; 853119917Swpaul 854119917Swpaul bar_orig = pci_read_config(sc->bfe_dev, BFE_BAR0_WIN, 4); 855119917Swpaul pci_write_config(sc->bfe_dev, BFE_BAR0_WIN, BFE_REG_PCI, 4); 856119917Swpaul pci_rev = CSR_READ_4(sc, BFE_SBIDHIGH) & BFE_RC_MASK; 857119917Swpaul 858119917Swpaul val = CSR_READ_4(sc, BFE_SBINTVEC); 859119917Swpaul val |= cores; 860119917Swpaul CSR_WRITE_4(sc, BFE_SBINTVEC, val); 861119917Swpaul 862119917Swpaul val = CSR_READ_4(sc, BFE_SSB_PCI_TRANS_2); 863119917Swpaul val |= BFE_SSB_PCI_PREF | BFE_SSB_PCI_BURST; 864119917Swpaul CSR_WRITE_4(sc, BFE_SSB_PCI_TRANS_2, val); 865119917Swpaul 866119917Swpaul pci_write_config(sc->bfe_dev, BFE_BAR0_WIN, bar_orig, 4); 867119917Swpaul} 868119917Swpaul 869133282Sdesstatic void 870119917Swpaulbfe_clear_stats(struct bfe_softc *sc) 871119917Swpaul{ 872119917Swpaul u_long reg; 873119917Swpaul 874136804Smtm BFE_LOCK_ASSERT(sc); 875119917Swpaul 876119917Swpaul CSR_WRITE_4(sc, BFE_MIB_CTRL, BFE_MIB_CLR_ON_READ); 877119917Swpaul for (reg = BFE_TX_GOOD_O; reg <= BFE_TX_PAUSE; reg += 4) 878119917Swpaul CSR_READ_4(sc, reg); 879119917Swpaul for (reg = BFE_RX_GOOD_O; reg <= BFE_RX_NPAUSE; reg += 4) 880119917Swpaul CSR_READ_4(sc, reg); 881119917Swpaul} 882119917Swpaul 883133282Sdesstatic int 884119917Swpaulbfe_resetphy(struct bfe_softc *sc) 885119917Swpaul{ 886119917Swpaul u_int32_t val; 887119917Swpaul 888119917Swpaul bfe_writephy(sc, 0, BMCR_RESET); 889119917Swpaul DELAY(100); 890119917Swpaul bfe_readphy(sc, 0, &val); 891119917Swpaul if (val & BMCR_RESET) { 892180950Syongari device_printf(sc->bfe_dev, "PHY Reset would not complete.\n"); 893133282Sdes return (ENXIO); 894119917Swpaul } 895133282Sdes return (0); 896119917Swpaul} 897119917Swpaul 898119917Swpaulstatic void 899119917Swpaulbfe_chip_halt(struct bfe_softc *sc) 900119917Swpaul{ 901136804Smtm BFE_LOCK_ASSERT(sc); 902119917Swpaul /* disable interrupts - not that it actually does..*/ 903119917Swpaul CSR_WRITE_4(sc, BFE_IMASK, 0); 904119917Swpaul CSR_READ_4(sc, BFE_IMASK); 905119917Swpaul 906119917Swpaul CSR_WRITE_4(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE); 907119917Swpaul bfe_wait_bit(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE, 200, 1); 908119917Swpaul 909119917Swpaul CSR_WRITE_4(sc, BFE_DMARX_CTRL, 0); 910119917Swpaul CSR_WRITE_4(sc, BFE_DMATX_CTRL, 0); 911119917Swpaul DELAY(10); 912119917Swpaul} 913119917Swpaul 914119917Swpaulstatic void 915119917Swpaulbfe_chip_reset(struct bfe_softc *sc) 916119917Swpaul{ 917133282Sdes u_int32_t val; 918119917Swpaul 919136804Smtm BFE_LOCK_ASSERT(sc); 920119917Swpaul 921119917Swpaul /* Set the interrupt vector for the enet core */ 922119917Swpaul bfe_pci_setup(sc, BFE_INTVEC_ENET0); 923119917Swpaul 924119917Swpaul /* is core up? */ 925126470Sjulian val = CSR_READ_4(sc, BFE_SBTMSLOW) & 926126470Sjulian (BFE_RESET | BFE_REJECT | BFE_CLOCK); 927119917Swpaul if (val == BFE_CLOCK) { 928119917Swpaul /* It is, so shut it down */ 929119917Swpaul CSR_WRITE_4(sc, BFE_RCV_LAZY, 0); 930119917Swpaul CSR_WRITE_4(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE); 931119917Swpaul bfe_wait_bit(sc, BFE_ENET_CTRL, BFE_ENET_DISABLE, 100, 1); 932119917Swpaul CSR_WRITE_4(sc, BFE_DMATX_CTRL, 0); 933133282Sdes if (CSR_READ_4(sc, BFE_DMARX_STAT) & BFE_STAT_EMASK) 934126470Sjulian bfe_wait_bit(sc, BFE_DMARX_STAT, BFE_STAT_SIDLE, 935126470Sjulian 100, 0); 936119917Swpaul CSR_WRITE_4(sc, BFE_DMARX_CTRL, 0); 937119917Swpaul } 938119917Swpaul 939119917Swpaul bfe_core_reset(sc); 940119917Swpaul bfe_clear_stats(sc); 941119917Swpaul 942119917Swpaul /* 943119917Swpaul * We want the phy registers to be accessible even when 944119917Swpaul * the driver is "downed" so initialize MDC preamble, frequency, 945119917Swpaul * and whether internal or external phy here. 946119917Swpaul */ 947119917Swpaul 948119917Swpaul /* 4402 has 62.5Mhz SB clock and internal phy */ 949119917Swpaul CSR_WRITE_4(sc, BFE_MDIO_CTRL, 0x8d); 950119917Swpaul 951119917Swpaul /* Internal or external PHY? */ 952119917Swpaul val = CSR_READ_4(sc, BFE_DEVCTRL); 953180954Syongari if (!(val & BFE_IPP)) 954119917Swpaul CSR_WRITE_4(sc, BFE_ENET_CTRL, BFE_ENET_EPSEL); 955180954Syongari else if (CSR_READ_4(sc, BFE_DEVCTRL) & BFE_EPR) { 956119917Swpaul BFE_AND(sc, BFE_DEVCTRL, ~BFE_EPR); 957119917Swpaul DELAY(100); 958119917Swpaul } 959119917Swpaul 960133282Sdes /* Enable CRC32 generation and set proper LED modes */ 961133282Sdes BFE_OR(sc, BFE_MAC_CTRL, BFE_CTRL_CRC32_ENAB | BFE_CTRL_LED); 962129602Sdmlb 963133282Sdes /* Reset or clear powerdown control bit */ 964133282Sdes BFE_AND(sc, BFE_MAC_CTRL, ~BFE_CTRL_PDOWN); 965129602Sdmlb 966133282Sdes CSR_WRITE_4(sc, BFE_RCV_LAZY, ((1 << BFE_LAZY_FC_SHIFT) & 967119917Swpaul BFE_LAZY_FC_MASK)); 968119917Swpaul 969133282Sdes /* 970126470Sjulian * We don't want lazy interrupts, so just send them at 971133282Sdes * the end of a frame, please 972119917Swpaul */ 973119917Swpaul BFE_OR(sc, BFE_RCV_LAZY, 0); 974119917Swpaul 975119917Swpaul /* Set max lengths, accounting for VLAN tags */ 976119917Swpaul CSR_WRITE_4(sc, BFE_RXMAXLEN, ETHER_MAX_LEN+32); 977119917Swpaul CSR_WRITE_4(sc, BFE_TXMAXLEN, ETHER_MAX_LEN+32); 978119917Swpaul 979119917Swpaul /* Set watermark XXX - magic */ 980119917Swpaul CSR_WRITE_4(sc, BFE_TX_WMARK, 56); 981119917Swpaul 982133282Sdes /* 983126470Sjulian * Initialise DMA channels 984133282Sdes * - not forgetting dma addresses need to be added to BFE_PCI_DMA 985119917Swpaul */ 986119917Swpaul CSR_WRITE_4(sc, BFE_DMATX_CTRL, BFE_TX_CTRL_ENABLE); 987119917Swpaul CSR_WRITE_4(sc, BFE_DMATX_ADDR, sc->bfe_tx_dma + BFE_PCI_DMA); 988119917Swpaul 989133282Sdes CSR_WRITE_4(sc, BFE_DMARX_CTRL, (BFE_RX_OFFSET << BFE_RX_CTRL_ROSHIFT) | 990119917Swpaul BFE_RX_CTRL_ENABLE); 991119917Swpaul CSR_WRITE_4(sc, BFE_DMARX_ADDR, sc->bfe_rx_dma + BFE_PCI_DMA); 992119917Swpaul 993119917Swpaul bfe_resetphy(sc); 994119917Swpaul bfe_setupphy(sc); 995119917Swpaul} 996119917Swpaul 997119917Swpaulstatic void 998119917Swpaulbfe_core_disable(struct bfe_softc *sc) 999119917Swpaul{ 1000180954Syongari if ((CSR_READ_4(sc, BFE_SBTMSLOW)) & BFE_RESET) 1001119917Swpaul return; 1002119917Swpaul 1003133282Sdes /* 1004126470Sjulian * Set reject, wait for it set, then wait for the core to stop 1005126470Sjulian * being busy, then set reset and reject and enable the clocks. 1006119917Swpaul */ 1007119917Swpaul CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_REJECT | BFE_CLOCK)); 1008119917Swpaul bfe_wait_bit(sc, BFE_SBTMSLOW, BFE_REJECT, 1000, 0); 1009119917Swpaul bfe_wait_bit(sc, BFE_SBTMSHIGH, BFE_BUSY, 1000, 1); 1010119917Swpaul CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_FGC | BFE_CLOCK | BFE_REJECT | 1011119917Swpaul BFE_RESET)); 1012119917Swpaul CSR_READ_4(sc, BFE_SBTMSLOW); 1013119917Swpaul DELAY(10); 1014119917Swpaul /* Leave reset and reject set */ 1015119917Swpaul CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_REJECT | BFE_RESET)); 1016119917Swpaul DELAY(10); 1017119917Swpaul} 1018119917Swpaul 1019119917Swpaulstatic void 1020119917Swpaulbfe_core_reset(struct bfe_softc *sc) 1021119917Swpaul{ 1022119917Swpaul u_int32_t val; 1023119917Swpaul 1024119917Swpaul /* Disable the core */ 1025119917Swpaul bfe_core_disable(sc); 1026119917Swpaul 1027119917Swpaul /* and bring it back up */ 1028119917Swpaul CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_RESET | BFE_CLOCK | BFE_FGC)); 1029119917Swpaul CSR_READ_4(sc, BFE_SBTMSLOW); 1030119917Swpaul DELAY(10); 1031119917Swpaul 1032119917Swpaul /* Chip bug, clear SERR, IB and TO if they are set. */ 1033119917Swpaul if (CSR_READ_4(sc, BFE_SBTMSHIGH) & BFE_SERR) 1034119917Swpaul CSR_WRITE_4(sc, BFE_SBTMSHIGH, 0); 1035119917Swpaul val = CSR_READ_4(sc, BFE_SBIMSTATE); 1036119917Swpaul if (val & (BFE_IBE | BFE_TO)) 1037119917Swpaul CSR_WRITE_4(sc, BFE_SBIMSTATE, val & ~(BFE_IBE | BFE_TO)); 1038119917Swpaul 1039119917Swpaul /* Clear reset and allow it to move through the core */ 1040119917Swpaul CSR_WRITE_4(sc, BFE_SBTMSLOW, (BFE_CLOCK | BFE_FGC)); 1041119917Swpaul CSR_READ_4(sc, BFE_SBTMSLOW); 1042119917Swpaul DELAY(10); 1043119917Swpaul 1044119917Swpaul /* Leave the clock set */ 1045119917Swpaul CSR_WRITE_4(sc, BFE_SBTMSLOW, BFE_CLOCK); 1046119917Swpaul CSR_READ_4(sc, BFE_SBTMSLOW); 1047119917Swpaul DELAY(10); 1048119917Swpaul} 1049119917Swpaul 1050133282Sdesstatic void 1051119917Swpaulbfe_cam_write(struct bfe_softc *sc, u_char *data, int index) 1052119917Swpaul{ 1053119917Swpaul u_int32_t val; 1054119917Swpaul 1055119917Swpaul val = ((u_int32_t) data[2]) << 24; 1056119917Swpaul val |= ((u_int32_t) data[3]) << 16; 1057119917Swpaul val |= ((u_int32_t) data[4]) << 8; 1058119917Swpaul val |= ((u_int32_t) data[5]); 1059119917Swpaul CSR_WRITE_4(sc, BFE_CAM_DATA_LO, val); 1060119917Swpaul val = (BFE_CAM_HI_VALID | 1061119917Swpaul (((u_int32_t) data[0]) << 8) | 1062119917Swpaul (((u_int32_t) data[1]))); 1063119917Swpaul CSR_WRITE_4(sc, BFE_CAM_DATA_HI, val); 1064119917Swpaul CSR_WRITE_4(sc, BFE_CAM_CTRL, (BFE_CAM_WRITE | 1065129602Sdmlb ((u_int32_t) index << BFE_CAM_INDEX_SHIFT))); 1066119917Swpaul bfe_wait_bit(sc, BFE_CAM_CTRL, BFE_CAM_BUSY, 10000, 1); 1067119917Swpaul} 1068119917Swpaul 1069133282Sdesstatic void 1070119917Swpaulbfe_set_rx_mode(struct bfe_softc *sc) 1071119917Swpaul{ 1072147256Sbrooks struct ifnet *ifp = sc->bfe_ifp; 1073119917Swpaul struct ifmultiaddr *ifma; 1074119917Swpaul u_int32_t val; 1075119917Swpaul int i = 0; 1076119917Swpaul 1077119917Swpaul val = CSR_READ_4(sc, BFE_RXCONF); 1078119917Swpaul 1079119917Swpaul if (ifp->if_flags & IFF_PROMISC) 1080119917Swpaul val |= BFE_RXCONF_PROMISC; 1081119917Swpaul else 1082119917Swpaul val &= ~BFE_RXCONF_PROMISC; 1083119917Swpaul 1084119917Swpaul if (ifp->if_flags & IFF_BROADCAST) 1085119917Swpaul val &= ~BFE_RXCONF_DBCAST; 1086119917Swpaul else 1087119917Swpaul val |= BFE_RXCONF_DBCAST; 1088119917Swpaul 1089119917Swpaul 1090119917Swpaul CSR_WRITE_4(sc, BFE_CAM_CTRL, 0); 1091152315Sru bfe_cam_write(sc, IF_LLADDR(sc->bfe_ifp), i++); 1092119917Swpaul 1093119917Swpaul if (ifp->if_flags & IFF_ALLMULTI) 1094119917Swpaul val |= BFE_RXCONF_ALLMULTI; 1095119917Swpaul else { 1096119917Swpaul val &= ~BFE_RXCONF_ALLMULTI; 1097148654Srwatson IF_ADDR_LOCK(ifp); 1098119917Swpaul TAILQ_FOREACH(ifma, &ifp->if_multiaddrs, ifma_link) { 1099119917Swpaul if (ifma->ifma_addr->sa_family != AF_LINK) 1100119917Swpaul continue; 1101126470Sjulian bfe_cam_write(sc, 1102126470Sjulian LLADDR((struct sockaddr_dl *)ifma->ifma_addr), i++); 1103119917Swpaul } 1104148654Srwatson IF_ADDR_UNLOCK(ifp); 1105119917Swpaul } 1106119917Swpaul 1107119917Swpaul CSR_WRITE_4(sc, BFE_RXCONF, val); 1108119917Swpaul BFE_OR(sc, BFE_CAM_CTRL, BFE_CAM_ENABLE); 1109119917Swpaul} 1110119917Swpaul 1111119917Swpaulstatic void 1112119917Swpaulbfe_dma_map(void *arg, bus_dma_segment_t *segs, int nseg, int error) 1113119917Swpaul{ 1114181953Syongari struct bfe_dmamap_arg *ctx; 1115119917Swpaul 1116181953Syongari if (error != 0) 1117181953Syongari return; 1118119917Swpaul 1119181953Syongari KASSERT(nseg == 1, ("%s : %d segments returned!", __func__, nseg)); 1120119917Swpaul 1121181953Syongari ctx = (struct bfe_dmamap_arg *)arg; 1122181953Syongari ctx->bfe_busaddr = segs[0].ds_addr; 1123119917Swpaul} 1124119917Swpaul 1125119917Swpaulstatic void 1126119917Swpaulbfe_release_resources(struct bfe_softc *sc) 1127119917Swpaul{ 1128119917Swpaul 1129119917Swpaul if (sc->bfe_intrhand != NULL) 1130181953Syongari bus_teardown_intr(sc->bfe_dev, sc->bfe_irq, sc->bfe_intrhand); 1131119917Swpaul 1132119917Swpaul if (sc->bfe_irq != NULL) 1133181953Syongari bus_release_resource(sc->bfe_dev, SYS_RES_IRQ, 0, sc->bfe_irq); 1134119917Swpaul 1135119917Swpaul if (sc->bfe_res != NULL) 1136181953Syongari bus_release_resource(sc->bfe_dev, SYS_RES_MEMORY, PCIR_BAR(0), 1137181953Syongari sc->bfe_res); 1138119917Swpaul 1139150215Sru if (sc->bfe_ifp != NULL) 1140150215Sru if_free(sc->bfe_ifp); 1141119917Swpaul} 1142119917Swpaul 1143119917Swpaulstatic void 1144119917Swpaulbfe_read_eeprom(struct bfe_softc *sc, u_int8_t *data) 1145119917Swpaul{ 1146119917Swpaul long i; 1147119917Swpaul u_int16_t *ptr = (u_int16_t *)data; 1148119917Swpaul 1149119917Swpaul for(i = 0; i < 128; i += 2) 1150119917Swpaul ptr[i/2] = CSR_READ_4(sc, 4096 + i); 1151119917Swpaul} 1152119917Swpaul 1153119917Swpaulstatic int 1154133282Sdesbfe_wait_bit(struct bfe_softc *sc, u_int32_t reg, u_int32_t bit, 1155119917Swpaul u_long timeout, const int clear) 1156119917Swpaul{ 1157119917Swpaul u_long i; 1158119917Swpaul 1159119917Swpaul for (i = 0; i < timeout; i++) { 1160119917Swpaul u_int32_t val = CSR_READ_4(sc, reg); 1161119917Swpaul 1162119917Swpaul if (clear && !(val & bit)) 1163119917Swpaul break; 1164119917Swpaul if (!clear && (val & bit)) 1165119917Swpaul break; 1166119917Swpaul DELAY(10); 1167119917Swpaul } 1168119917Swpaul if (i == timeout) { 1169180950Syongari device_printf(sc->bfe_dev, 1170180950Syongari "BUG! Timeout waiting for bit %08x of register " 1171180950Syongari "%x to %s.\n", bit, reg, (clear ? "clear" : "set")); 1172133282Sdes return (-1); 1173119917Swpaul } 1174133282Sdes return (0); 1175119917Swpaul} 1176119917Swpaul 1177119917Swpaulstatic int 1178119917Swpaulbfe_readphy(struct bfe_softc *sc, u_int32_t reg, u_int32_t *val) 1179119917Swpaul{ 1180133282Sdes int err; 1181119917Swpaul 1182119917Swpaul /* Clear MII ISR */ 1183119917Swpaul CSR_WRITE_4(sc, BFE_EMAC_ISTAT, BFE_EMAC_INT_MII); 1184119917Swpaul CSR_WRITE_4(sc, BFE_MDIO_DATA, (BFE_MDIO_SB_START | 1185119917Swpaul (BFE_MDIO_OP_READ << BFE_MDIO_OP_SHIFT) | 1186119917Swpaul (sc->bfe_phyaddr << BFE_MDIO_PMD_SHIFT) | 1187119917Swpaul (reg << BFE_MDIO_RA_SHIFT) | 1188119917Swpaul (BFE_MDIO_TA_VALID << BFE_MDIO_TA_SHIFT))); 1189119917Swpaul err = bfe_wait_bit(sc, BFE_EMAC_ISTAT, BFE_EMAC_INT_MII, 100, 0); 1190119917Swpaul *val = CSR_READ_4(sc, BFE_MDIO_DATA) & BFE_MDIO_DATA_DATA; 1191119917Swpaul 1192133282Sdes return (err); 1193119917Swpaul} 1194119917Swpaul 1195119917Swpaulstatic int 1196119917Swpaulbfe_writephy(struct bfe_softc *sc, u_int32_t reg, u_int32_t val) 1197119917Swpaul{ 1198119917Swpaul int status; 1199119917Swpaul 1200119917Swpaul CSR_WRITE_4(sc, BFE_EMAC_ISTAT, BFE_EMAC_INT_MII); 1201119917Swpaul CSR_WRITE_4(sc, BFE_MDIO_DATA, (BFE_MDIO_SB_START | 1202119917Swpaul (BFE_MDIO_OP_WRITE << BFE_MDIO_OP_SHIFT) | 1203119917Swpaul (sc->bfe_phyaddr << BFE_MDIO_PMD_SHIFT) | 1204119917Swpaul (reg << BFE_MDIO_RA_SHIFT) | 1205119917Swpaul (BFE_MDIO_TA_VALID << BFE_MDIO_TA_SHIFT) | 1206119917Swpaul (val & BFE_MDIO_DATA_DATA))); 1207119917Swpaul status = bfe_wait_bit(sc, BFE_EMAC_ISTAT, BFE_EMAC_INT_MII, 100, 0); 1208119917Swpaul 1209133282Sdes return (status); 1210119917Swpaul} 1211119917Swpaul 1212133282Sdes/* 1213119917Swpaul * XXX - I think this is handled by the PHY driver, but it can't hurt to do it 1214119917Swpaul * twice 1215119917Swpaul */ 1216119917Swpaulstatic int 1217119917Swpaulbfe_setupphy(struct bfe_softc *sc) 1218119917Swpaul{ 1219119917Swpaul u_int32_t val; 1220119917Swpaul 1221119917Swpaul /* Enable activity LED */ 1222119917Swpaul bfe_readphy(sc, 26, &val); 1223133282Sdes bfe_writephy(sc, 26, val & 0x7fff); 1224119917Swpaul bfe_readphy(sc, 26, &val); 1225119917Swpaul 1226119917Swpaul /* Enable traffic meter LED mode */ 1227119917Swpaul bfe_readphy(sc, 27, &val); 1228119917Swpaul bfe_writephy(sc, 27, val | (1 << 6)); 1229119917Swpaul 1230133282Sdes return (0); 1231119917Swpaul} 1232119917Swpaul 1233133282Sdesstatic void 1234119917Swpaulbfe_stats_update(struct bfe_softc *sc) 1235119917Swpaul{ 1236119917Swpaul u_long reg; 1237119917Swpaul u_int32_t *val; 1238119917Swpaul 1239119917Swpaul val = &sc->bfe_hwstats.tx_good_octets; 1240119917Swpaul for (reg = BFE_TX_GOOD_O; reg <= BFE_TX_PAUSE; reg += 4) { 1241119917Swpaul *val++ += CSR_READ_4(sc, reg); 1242119917Swpaul } 1243119917Swpaul val = &sc->bfe_hwstats.rx_good_octets; 1244119917Swpaul for (reg = BFE_RX_GOOD_O; reg <= BFE_RX_NPAUSE; reg += 4) { 1245119917Swpaul *val++ += CSR_READ_4(sc, reg); 1246119917Swpaul } 1247119917Swpaul} 1248119917Swpaul 1249119917Swpaulstatic void 1250119917Swpaulbfe_txeof(struct bfe_softc *sc) 1251119917Swpaul{ 1252181953Syongari struct bfe_tx_data *r; 1253119917Swpaul struct ifnet *ifp; 1254119917Swpaul int i, chipidx; 1255119917Swpaul 1256136804Smtm BFE_LOCK_ASSERT(sc); 1257119917Swpaul 1258147256Sbrooks ifp = sc->bfe_ifp; 1259119917Swpaul 1260119917Swpaul chipidx = CSR_READ_4(sc, BFE_DMATX_STAT) & BFE_STAT_CDMASK; 1261119917Swpaul chipidx /= sizeof(struct bfe_desc); 1262119917Swpaul 1263126470Sjulian i = sc->bfe_tx_cons; 1264181953Syongari if (i == chipidx) 1265181953Syongari return; 1266181953Syongari bus_dmamap_sync(sc->bfe_tx_tag, sc->bfe_tx_map, 1267181953Syongari BUS_DMASYNC_POSTREAD | BUS_DMASYNC_POSTWRITE); 1268119917Swpaul /* Go through the mbufs and free those that have been transmitted */ 1269181953Syongari for (; i != chipidx; BFE_INC(i, BFE_TX_LIST_CNT)) { 1270181953Syongari r = &sc->bfe_tx_ring[i]; 1271126470Sjulian sc->bfe_tx_cnt--; 1272181953Syongari if (r->bfe_mbuf == NULL) 1273181953Syongari continue; 1274181953Syongari bus_dmamap_sync(sc->bfe_txmbuf_tag, r->bfe_map, 1275181953Syongari BUS_DMASYNC_POSTWRITE); 1276181953Syongari bus_dmamap_unload(sc->bfe_txmbuf_tag, r->bfe_map); 1277181953Syongari 1278181953Syongari ifp->if_opackets++; 1279181953Syongari m_freem(r->bfe_mbuf); 1280181953Syongari r->bfe_mbuf = NULL; 1281119917Swpaul } 1282119917Swpaul 1283180954Syongari if (i != sc->bfe_tx_cons) { 1284119917Swpaul /* we freed up some mbufs */ 1285119917Swpaul sc->bfe_tx_cons = i; 1286148887Srwatson ifp->if_drv_flags &= ~IFF_DRV_OACTIVE; 1287119917Swpaul } 1288175787Syongari 1289175787Syongari if (sc->bfe_tx_cnt == 0) 1290175787Syongari sc->bfe_watchdog_timer = 0; 1291119917Swpaul} 1292119917Swpaul 1293119917Swpaul/* Pass a received packet up the stack */ 1294119917Swpaulstatic void 1295119917Swpaulbfe_rxeof(struct bfe_softc *sc) 1296119917Swpaul{ 1297119917Swpaul struct mbuf *m; 1298119917Swpaul struct ifnet *ifp; 1299119917Swpaul struct bfe_rxheader *rxheader; 1300181953Syongari struct bfe_rx_data *r; 1301181953Syongari int cons, prog; 1302119917Swpaul u_int32_t status, current, len, flags; 1303119917Swpaul 1304136804Smtm BFE_LOCK_ASSERT(sc); 1305119917Swpaul cons = sc->bfe_rx_cons; 1306119917Swpaul status = CSR_READ_4(sc, BFE_DMARX_STAT); 1307119917Swpaul current = (status & BFE_STAT_CDMASK) / sizeof(struct bfe_desc); 1308119917Swpaul 1309147256Sbrooks ifp = sc->bfe_ifp; 1310119917Swpaul 1311181953Syongari bus_dmamap_sync(sc->bfe_rx_tag, sc->bfe_rx_map, 1312181953Syongari BUS_DMASYNC_POSTREAD | BUS_DMASYNC_POSTWRITE); 1313181953Syongari 1314181953Syongari for (prog = 0; current != cons; prog++, 1315181953Syongari BFE_INC(cons, BFE_RX_LIST_CNT)) { 1316119917Swpaul r = &sc->bfe_rx_ring[cons]; 1317119917Swpaul m = r->bfe_mbuf; 1318181953Syongari /* 1319181953Syongari * Rx status should be read from mbuf such that we can't 1320181953Syongari * delay bus_dmamap_sync(9). This hardware limiation 1321181953Syongari * results in inefficent mbuf usage as bfe(4) couldn't 1322181953Syongari * reuse mapped buffer from errored frame. 1323181953Syongari */ 1324181953Syongari if (bfe_list_newbuf(sc, cons) != 0) { 1325181953Syongari ifp->if_iqdrops++; 1326181953Syongari bfe_discard_buf(sc, cons); 1327181953Syongari continue; 1328181953Syongari } 1329119917Swpaul rxheader = mtod(m, struct bfe_rxheader*); 1330181953Syongari len = le16toh(rxheader->len); 1331181953Syongari flags = le16toh(rxheader->flags); 1332119917Swpaul 1333181953Syongari /* Remove CRC bytes. */ 1334119917Swpaul len -= ETHER_CRC_LEN; 1335119917Swpaul 1336119917Swpaul /* flag an error and try again */ 1337119917Swpaul if ((len > ETHER_MAX_LEN+32) || (flags & BFE_RX_FLAG_ERRORS)) { 1338119917Swpaul ifp->if_ierrors++; 1339119917Swpaul if (flags & BFE_RX_FLAG_SERR) 1340119917Swpaul ifp->if_collisions++; 1341181953Syongari m_freem(m); 1342119917Swpaul continue; 1343119917Swpaul } 1344119917Swpaul 1345181953Syongari /* Make sure to skip header bytes written by hardware. */ 1346181953Syongari m_adj(m, BFE_RX_OFFSET); 1347181953Syongari m->m_len = m->m_pkthdr.len = len; 1348119917Swpaul 1349119917Swpaul ifp->if_ipackets++; 1350119917Swpaul m->m_pkthdr.rcvif = ifp; 1351122689Ssam BFE_UNLOCK(sc); 1352119917Swpaul (*ifp->if_input)(ifp, m); 1353122689Ssam BFE_LOCK(sc); 1354181953Syongari } 1355119917Swpaul 1356181953Syongari if (prog > 0) { 1357181953Syongari sc->bfe_rx_cons = cons; 1358181953Syongari bus_dmamap_sync(sc->bfe_rx_tag, sc->bfe_rx_map, 1359181953Syongari BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 1360119917Swpaul } 1361119917Swpaul} 1362119917Swpaul 1363119917Swpaulstatic void 1364119917Swpaulbfe_intr(void *xsc) 1365119917Swpaul{ 1366119917Swpaul struct bfe_softc *sc = xsc; 1367119917Swpaul struct ifnet *ifp; 1368119917Swpaul u_int32_t istat, imask, flag; 1369119917Swpaul 1370147256Sbrooks ifp = sc->bfe_ifp; 1371119917Swpaul 1372119917Swpaul BFE_LOCK(sc); 1373119917Swpaul 1374119917Swpaul istat = CSR_READ_4(sc, BFE_ISTAT); 1375119917Swpaul imask = CSR_READ_4(sc, BFE_IMASK); 1376119917Swpaul 1377133282Sdes /* 1378119917Swpaul * Defer unsolicited interrupts - This is necessary because setting the 1379119917Swpaul * chips interrupt mask register to 0 doesn't actually stop the 1380119917Swpaul * interrupts 1381119917Swpaul */ 1382119917Swpaul istat &= imask; 1383119917Swpaul CSR_WRITE_4(sc, BFE_ISTAT, istat); 1384119917Swpaul CSR_READ_4(sc, BFE_ISTAT); 1385119917Swpaul 1386119917Swpaul /* not expecting this interrupt, disregard it */ 1387180954Syongari if (istat == 0) { 1388119917Swpaul BFE_UNLOCK(sc); 1389119917Swpaul return; 1390119917Swpaul } 1391119917Swpaul 1392180954Syongari if (istat & BFE_ISTAT_ERRORS) { 1393159013Ssilby 1394159013Ssilby if (istat & BFE_ISTAT_DSCE) { 1395180950Syongari device_printf(sc->bfe_dev, "Descriptor Error\n"); 1396159013Ssilby bfe_stop(sc); 1397159013Ssilby BFE_UNLOCK(sc); 1398159013Ssilby return; 1399159013Ssilby } 1400159013Ssilby 1401159013Ssilby if (istat & BFE_ISTAT_DPE) { 1402180950Syongari device_printf(sc->bfe_dev, 1403180950Syongari "Descriptor Protocol Error\n"); 1404159013Ssilby bfe_stop(sc); 1405159013Ssilby BFE_UNLOCK(sc); 1406159013Ssilby return; 1407159013Ssilby } 1408159013Ssilby 1409119917Swpaul flag = CSR_READ_4(sc, BFE_DMATX_STAT); 1410180954Syongari if (flag & BFE_STAT_EMASK) 1411119917Swpaul ifp->if_oerrors++; 1412119917Swpaul 1413119917Swpaul flag = CSR_READ_4(sc, BFE_DMARX_STAT); 1414180954Syongari if (flag & BFE_RX_FLAG_ERRORS) 1415119917Swpaul ifp->if_ierrors++; 1416119917Swpaul 1417148887Srwatson ifp->if_drv_flags &= ~IFF_DRV_RUNNING; 1418136804Smtm bfe_init_locked(sc); 1419119917Swpaul } 1420119917Swpaul 1421119917Swpaul /* A packet was received */ 1422180954Syongari if (istat & BFE_ISTAT_RX) 1423119917Swpaul bfe_rxeof(sc); 1424119917Swpaul 1425119917Swpaul /* A packet was sent */ 1426180954Syongari if (istat & BFE_ISTAT_TX) 1427119917Swpaul bfe_txeof(sc); 1428119917Swpaul 1429133282Sdes /* We have packets pending, fire them out */ 1430148887Srwatson if (ifp->if_drv_flags & IFF_DRV_RUNNING && 1431148887Srwatson !IFQ_DRV_IS_EMPTY(&ifp->if_snd)) 1432136804Smtm bfe_start_locked(ifp); 1433119917Swpaul 1434119917Swpaul BFE_UNLOCK(sc); 1435119917Swpaul} 1436119917Swpaul 1437119917Swpaulstatic int 1438181953Syongaribfe_encap(struct bfe_softc *sc, struct mbuf **m_head) 1439119917Swpaul{ 1440181953Syongari struct bfe_desc *d; 1441181953Syongari struct bfe_tx_data *r, *r1; 1442181953Syongari struct mbuf *m; 1443181953Syongari bus_dmamap_t map; 1444181953Syongari bus_dma_segment_t txsegs[BFE_MAXTXSEGS]; 1445181953Syongari uint32_t cur, si; 1446181953Syongari int error, i, nsegs; 1447119917Swpaul 1448181953Syongari BFE_LOCK_ASSERT(sc); 1449119917Swpaul 1450181953Syongari M_ASSERTPKTHDR((*m_head)); 1451119917Swpaul 1452181953Syongari si = cur = sc->bfe_tx_prod; 1453181953Syongari r = &sc->bfe_tx_ring[cur]; 1454181953Syongari error = bus_dmamap_load_mbuf_sg(sc->bfe_txmbuf_tag, r->bfe_map, *m_head, 1455181953Syongari txsegs, &nsegs, 0); 1456181953Syongari if (error == EFBIG) { 1457181953Syongari m = m_collapse(*m_head, M_DONTWAIT, BFE_MAXTXSEGS); 1458181953Syongari if (m == NULL) { 1459181953Syongari m_freem(*m_head); 1460181953Syongari *m_head = NULL; 1461181953Syongari return (ENOMEM); 1462181953Syongari } 1463158285Ssilby *m_head = m; 1464181953Syongari error = bus_dmamap_load_mbuf_sg(sc->bfe_txmbuf_tag, r->bfe_map, 1465181953Syongari *m_head, txsegs, &nsegs, 0); 1466181953Syongari if (error != 0) { 1467181953Syongari m_freem(*m_head); 1468181953Syongari *m_head = NULL; 1469181953Syongari return (error); 1470181953Syongari } 1471181953Syongari } else if (error != 0) 1472181953Syongari return (error); 1473181953Syongari if (nsegs == 0) { 1474181953Syongari m_freem(*m_head); 1475181953Syongari *m_head = NULL; 1476181953Syongari return (EIO); 1477119917Swpaul } 1478119917Swpaul 1479181953Syongari if (sc->bfe_tx_cnt + nsegs > BFE_TX_LIST_CNT - 1) { 1480181953Syongari bus_dmamap_unload(sc->bfe_txmbuf_tag, r->bfe_map); 1481181953Syongari return (ENOBUFS); 1482181953Syongari } 1483119917Swpaul 1484181953Syongari for (i = 0; i < nsegs; i++) { 1485181953Syongari d = &sc->bfe_tx_list[cur]; 1486181953Syongari d->bfe_ctrl = htole32(txsegs[i].ds_len & BFE_DESC_LEN); 1487181953Syongari d->bfe_ctrl |= htole32(BFE_DESC_IOC); 1488181953Syongari if (cur == BFE_TX_LIST_CNT - 1) 1489181953Syongari /* 1490181953Syongari * Tell the chip to wrap to the start of 1491181953Syongari * the descriptor list. 1492181953Syongari */ 1493181953Syongari d->bfe_ctrl |= htole32(BFE_DESC_EOT); 1494181953Syongari /* The chip needs all addresses to be added to BFE_PCI_DMA. */ 1495181953Syongari d->bfe_addr = htole32(BFE_ADDR_LO(txsegs[i].ds_addr) + 1496181953Syongari BFE_PCI_DMA); 1497181953Syongari BFE_INC(cur, BFE_TX_LIST_CNT); 1498181953Syongari } 1499119917Swpaul 1500181953Syongari /* Update producer index. */ 1501181953Syongari sc->bfe_tx_prod = cur; 1502119917Swpaul 1503181953Syongari /* Set EOF on the last descriptor. */ 1504181953Syongari cur = (cur + BFE_TX_LIST_CNT - 1) % BFE_TX_LIST_CNT; 1505181953Syongari d = &sc->bfe_tx_list[cur]; 1506181953Syongari d->bfe_ctrl |= htole32(BFE_DESC_EOF); 1507119917Swpaul 1508181953Syongari /* Lastly set SOF on the first descriptor to avoid races. */ 1509181953Syongari d = &sc->bfe_tx_list[si]; 1510181953Syongari d->bfe_ctrl |= htole32(BFE_DESC_SOF); 1511119917Swpaul 1512181953Syongari r1 = &sc->bfe_tx_ring[cur]; 1513181953Syongari map = r->bfe_map; 1514181953Syongari r->bfe_map = r1->bfe_map; 1515181953Syongari r1->bfe_map = map; 1516181953Syongari r1->bfe_mbuf = *m_head; 1517181953Syongari sc->bfe_tx_cnt += nsegs; 1518119917Swpaul 1519181953Syongari bus_dmamap_sync(sc->bfe_txmbuf_tag, map, BUS_DMASYNC_PREWRITE); 1520119917Swpaul 1521119917Swpaul return (0); 1522119917Swpaul} 1523119917Swpaul 1524119917Swpaul/* 1525136804Smtm * Set up to transmit a packet. 1526119917Swpaul */ 1527119917Swpaulstatic void 1528119917Swpaulbfe_start(struct ifnet *ifp) 1529119917Swpaul{ 1530136804Smtm BFE_LOCK((struct bfe_softc *)ifp->if_softc); 1531136804Smtm bfe_start_locked(ifp); 1532136804Smtm BFE_UNLOCK((struct bfe_softc *)ifp->if_softc); 1533136804Smtm} 1534136804Smtm 1535136804Smtm/* 1536136804Smtm * Set up to transmit a packet. The softc is already locked. 1537136804Smtm */ 1538136804Smtmstatic void 1539136804Smtmbfe_start_locked(struct ifnet *ifp) 1540136804Smtm{ 1541119917Swpaul struct bfe_softc *sc; 1542181953Syongari struct mbuf *m_head; 1543181953Syongari int queued; 1544119917Swpaul 1545119917Swpaul sc = ifp->if_softc; 1546119917Swpaul 1547136804Smtm BFE_LOCK_ASSERT(sc); 1548119917Swpaul 1549133282Sdes /* 1550126470Sjulian * Not much point trying to send if the link is down 1551126470Sjulian * or we have nothing to send. 1552119917Swpaul */ 1553175787Syongari if ((ifp->if_drv_flags & (IFF_DRV_RUNNING | IFF_DRV_OACTIVE)) != 1554181953Syongari IFF_DRV_RUNNING || sc->bfe_link == 0) 1555119917Swpaul return; 1556119917Swpaul 1557181953Syongari for (queued = 0; !IFQ_DRV_IS_EMPTY(&ifp->if_snd) && 1558181953Syongari sc->bfe_tx_cnt < BFE_TX_LIST_CNT - 1;) { 1559131455Smlaier IFQ_DRV_DEQUEUE(&ifp->if_snd, m_head); 1560180954Syongari if (m_head == NULL) 1561119917Swpaul break; 1562119917Swpaul 1563133282Sdes /* 1564126470Sjulian * Pack the data into the tx ring. If we dont have 1565126470Sjulian * enough room, let the chip drain the ring. 1566119917Swpaul */ 1567181953Syongari if (bfe_encap(sc, &m_head)) { 1568181953Syongari if (m_head == NULL) 1569181953Syongari break; 1570131455Smlaier IFQ_DRV_PREPEND(&ifp->if_snd, m_head); 1571148887Srwatson ifp->if_drv_flags |= IFF_DRV_OACTIVE; 1572119917Swpaul break; 1573119917Swpaul } 1574119917Swpaul 1575136269Smlaier queued++; 1576136269Smlaier 1577119917Swpaul /* 1578119917Swpaul * If there's a BPF listener, bounce a copy of this frame 1579119917Swpaul * to him. 1580119917Swpaul */ 1581119917Swpaul BPF_MTAP(ifp, m_head); 1582119917Swpaul } 1583119917Swpaul 1584136269Smlaier if (queued) { 1585181953Syongari bus_dmamap_sync(sc->bfe_tx_tag, sc->bfe_tx_map, 1586181953Syongari BUS_DMASYNC_PREREAD | BUS_DMASYNC_PREWRITE); 1587136269Smlaier /* Transmit - twice due to apparent hardware bug */ 1588181953Syongari CSR_WRITE_4(sc, BFE_DMATX_PTR, 1589181953Syongari sc->bfe_tx_prod * sizeof(struct bfe_desc)); 1590181953Syongari /* 1591181953Syongari * XXX It seems the following write is not necessary 1592181953Syongari * to kick Tx command. What might be required would be 1593181953Syongari * a way flushing PCI posted write. Reading the register 1594181953Syongari * back ensures the flush operation. In addition, 1595181953Syongari * hardware will execute PCI posted write in the long 1596181953Syongari * run and watchdog timer for the kick command was set 1597181953Syongari * to 5 seconds. Therefore I think the second write 1598181953Syongari * access is not necessary or could be replaced with 1599181953Syongari * read operation. 1600181953Syongari */ 1601181953Syongari CSR_WRITE_4(sc, BFE_DMATX_PTR, 1602181953Syongari sc->bfe_tx_prod * sizeof(struct bfe_desc)); 1603119917Swpaul 1604136269Smlaier /* 1605136269Smlaier * Set a timeout in case the chip goes out to lunch. 1606136269Smlaier */ 1607175787Syongari sc->bfe_watchdog_timer = 5; 1608136269Smlaier } 1609119917Swpaul} 1610119917Swpaul 1611119917Swpaulstatic void 1612119917Swpaulbfe_init(void *xsc) 1613119917Swpaul{ 1614136804Smtm BFE_LOCK((struct bfe_softc *)xsc); 1615136804Smtm bfe_init_locked(xsc); 1616136804Smtm BFE_UNLOCK((struct bfe_softc *)xsc); 1617136804Smtm} 1618136804Smtm 1619136804Smtmstatic void 1620136804Smtmbfe_init_locked(void *xsc) 1621136804Smtm{ 1622119917Swpaul struct bfe_softc *sc = (struct bfe_softc*)xsc; 1623147256Sbrooks struct ifnet *ifp = sc->bfe_ifp; 1624175787Syongari struct mii_data *mii; 1625119917Swpaul 1626136804Smtm BFE_LOCK_ASSERT(sc); 1627119917Swpaul 1628175787Syongari mii = device_get_softc(sc->bfe_miibus); 1629175787Syongari 1630148887Srwatson if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1631119917Swpaul return; 1632119917Swpaul 1633119917Swpaul bfe_stop(sc); 1634119917Swpaul bfe_chip_reset(sc); 1635119917Swpaul 1636119917Swpaul if (bfe_list_rx_init(sc) == ENOBUFS) { 1637180950Syongari device_printf(sc->bfe_dev, 1638180950Syongari "%s: Not enough memory for list buffers\n", __func__); 1639119917Swpaul bfe_stop(sc); 1640119917Swpaul return; 1641119917Swpaul } 1642181953Syongari bfe_list_tx_init(sc); 1643119917Swpaul 1644119917Swpaul bfe_set_rx_mode(sc); 1645119917Swpaul 1646119917Swpaul /* Enable the chip and core */ 1647119917Swpaul BFE_OR(sc, BFE_ENET_CTRL, BFE_ENET_ENABLE); 1648119917Swpaul /* Enable interrupts */ 1649119917Swpaul CSR_WRITE_4(sc, BFE_IMASK, BFE_IMASK_DEF); 1650119917Swpaul 1651175787Syongari /* Clear link state and change media. */ 1652175787Syongari sc->bfe_link = 0; 1653175787Syongari mii_mediachg(mii); 1654175787Syongari 1655148887Srwatson ifp->if_drv_flags |= IFF_DRV_RUNNING; 1656148887Srwatson ifp->if_drv_flags &= ~IFF_DRV_OACTIVE; 1657119917Swpaul 1658175787Syongari callout_reset(&sc->bfe_stat_co, hz, bfe_tick, sc); 1659119917Swpaul} 1660119917Swpaul 1661119917Swpaul/* 1662119917Swpaul * Set media options. 1663119917Swpaul */ 1664119917Swpaulstatic int 1665119917Swpaulbfe_ifmedia_upd(struct ifnet *ifp) 1666119917Swpaul{ 1667119917Swpaul struct bfe_softc *sc; 1668119917Swpaul struct mii_data *mii; 1669175787Syongari int error; 1670119917Swpaul 1671119917Swpaul sc = ifp->if_softc; 1672175787Syongari BFE_LOCK(sc); 1673119917Swpaul 1674119917Swpaul mii = device_get_softc(sc->bfe_miibus); 1675119917Swpaul if (mii->mii_instance) { 1676119917Swpaul struct mii_softc *miisc; 1677119917Swpaul for (miisc = LIST_FIRST(&mii->mii_phys); miisc != NULL; 1678119917Swpaul miisc = LIST_NEXT(miisc, mii_list)) 1679119917Swpaul mii_phy_reset(miisc); 1680119917Swpaul } 1681175787Syongari error = mii_mediachg(mii); 1682175787Syongari BFE_UNLOCK(sc); 1683119917Swpaul 1684175787Syongari return (error); 1685119917Swpaul} 1686119917Swpaul 1687119917Swpaul/* 1688119917Swpaul * Report current media status. 1689119917Swpaul */ 1690119917Swpaulstatic void 1691119917Swpaulbfe_ifmedia_sts(struct ifnet *ifp, struct ifmediareq *ifmr) 1692119917Swpaul{ 1693119917Swpaul struct bfe_softc *sc = ifp->if_softc; 1694119917Swpaul struct mii_data *mii; 1695119917Swpaul 1696175787Syongari BFE_LOCK(sc); 1697119917Swpaul mii = device_get_softc(sc->bfe_miibus); 1698119917Swpaul mii_pollstat(mii); 1699119917Swpaul ifmr->ifm_active = mii->mii_media_active; 1700119917Swpaul ifmr->ifm_status = mii->mii_media_status; 1701175787Syongari BFE_UNLOCK(sc); 1702119917Swpaul} 1703119917Swpaul 1704119917Swpaulstatic int 1705119917Swpaulbfe_ioctl(struct ifnet *ifp, u_long command, caddr_t data) 1706119917Swpaul{ 1707119917Swpaul struct bfe_softc *sc = ifp->if_softc; 1708119917Swpaul struct ifreq *ifr = (struct ifreq *) data; 1709119917Swpaul struct mii_data *mii; 1710119917Swpaul int error = 0; 1711119917Swpaul 1712180954Syongari switch (command) { 1713180954Syongari case SIOCSIFFLAGS: 1714180954Syongari BFE_LOCK(sc); 1715180954Syongari if (ifp->if_flags & IFF_UP) 1716180954Syongari if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1717119917Swpaul bfe_set_rx_mode(sc); 1718180954Syongari else 1719180954Syongari bfe_init_locked(sc); 1720180954Syongari else if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1721180954Syongari bfe_stop(sc); 1722180954Syongari BFE_UNLOCK(sc); 1723180954Syongari break; 1724180954Syongari case SIOCADDMULTI: 1725180954Syongari case SIOCDELMULTI: 1726180954Syongari BFE_LOCK(sc); 1727180954Syongari if (ifp->if_drv_flags & IFF_DRV_RUNNING) 1728180954Syongari bfe_set_rx_mode(sc); 1729180954Syongari BFE_UNLOCK(sc); 1730180954Syongari break; 1731180954Syongari case SIOCGIFMEDIA: 1732180954Syongari case SIOCSIFMEDIA: 1733180954Syongari mii = device_get_softc(sc->bfe_miibus); 1734180954Syongari error = ifmedia_ioctl(ifp, ifr, &mii->mii_media, command); 1735180954Syongari break; 1736180954Syongari default: 1737180954Syongari error = ether_ioctl(ifp, command, data); 1738180954Syongari break; 1739119917Swpaul } 1740119917Swpaul 1741133282Sdes return (error); 1742119917Swpaul} 1743119917Swpaul 1744119917Swpaulstatic void 1745175787Syongaribfe_watchdog(struct bfe_softc *sc) 1746119917Swpaul{ 1747175787Syongari struct ifnet *ifp; 1748119917Swpaul 1749175787Syongari BFE_LOCK_ASSERT(sc); 1750119917Swpaul 1751175787Syongari if (sc->bfe_watchdog_timer == 0 || --sc->bfe_watchdog_timer) 1752175787Syongari return; 1753119917Swpaul 1754175787Syongari ifp = sc->bfe_ifp; 1755175787Syongari 1756180950Syongari device_printf(sc->bfe_dev, "watchdog timeout -- resetting\n"); 1757119917Swpaul 1758175787Syongari ifp->if_oerrors++; 1759148887Srwatson ifp->if_drv_flags &= ~IFF_DRV_RUNNING; 1760136804Smtm bfe_init_locked(sc); 1761119917Swpaul 1762175787Syongari if (!IFQ_DRV_IS_EMPTY(&ifp->if_snd)) 1763175787Syongari bfe_start_locked(ifp); 1764119917Swpaul} 1765119917Swpaul 1766119917Swpaulstatic void 1767119917Swpaulbfe_tick(void *xsc) 1768119917Swpaul{ 1769119917Swpaul struct bfe_softc *sc = xsc; 1770119917Swpaul struct mii_data *mii; 1771119917Swpaul 1772175787Syongari BFE_LOCK_ASSERT(sc); 1773119917Swpaul 1774119917Swpaul mii = device_get_softc(sc->bfe_miibus); 1775175787Syongari mii_tick(mii); 1776119917Swpaul bfe_stats_update(sc); 1777175787Syongari bfe_watchdog(sc); 1778175787Syongari callout_reset(&sc->bfe_stat_co, hz, bfe_tick, sc); 1779119917Swpaul} 1780119917Swpaul 1781119917Swpaul/* 1782119917Swpaul * Stop the adapter and free any mbufs allocated to the 1783119917Swpaul * RX and TX lists. 1784119917Swpaul */ 1785119917Swpaulstatic void 1786119917Swpaulbfe_stop(struct bfe_softc *sc) 1787119917Swpaul{ 1788119917Swpaul struct ifnet *ifp; 1789119917Swpaul 1790136804Smtm BFE_LOCK_ASSERT(sc); 1791119917Swpaul 1792147256Sbrooks ifp = sc->bfe_ifp; 1793175787Syongari ifp->if_drv_flags &= ~(IFF_DRV_RUNNING | IFF_DRV_OACTIVE); 1794175787Syongari sc->bfe_link = 0; 1795175787Syongari callout_stop(&sc->bfe_stat_co); 1796175787Syongari sc->bfe_watchdog_timer = 0; 1797119917Swpaul 1798119917Swpaul bfe_chip_halt(sc); 1799126470Sjulian bfe_tx_ring_free(sc); 1800119917Swpaul bfe_rx_ring_free(sc); 1801119917Swpaul} 1802