• Home
  • History
  • Annotate
  • Line#
  • Navigate
  • Raw
  • Download
  • only in /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/powerpc/include/asm/
1/*
2 * smp.h: PowerPC-specific SMP code.
3 *
4 * Original was a copy of sparc smp.h.  Now heavily modified
5 * for PPC.
6 *
7 * Copyright (C) 1996 David S. Miller (davem@caip.rutgers.edu)
8 * Copyright (C) 1996-2001 Cort Dougan <cort@fsmlabs.com>
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * as published by the Free Software Foundation; either version
13 * 2 of the License, or (at your option) any later version.
14 */
15
16#ifndef _ASM_POWERPC_SMP_H
17#define _ASM_POWERPC_SMP_H
18#ifdef __KERNEL__
19
20#include <linux/threads.h>
21#include <linux/cpumask.h>
22#include <linux/kernel.h>
23
24#ifndef __ASSEMBLY__
25
26#ifdef CONFIG_PPC64
27#include <asm/paca.h>
28#endif
29#include <asm/percpu.h>
30
31extern int boot_cpuid;
32
33extern void cpu_die(void);
34
35#ifdef CONFIG_SMP
36
37extern void smp_send_debugger_break(int cpu);
38extern void smp_message_recv(int);
39
40DECLARE_PER_CPU(unsigned int, cpu_pvr);
41
42#ifdef CONFIG_HOTPLUG_CPU
43extern void fixup_irqs(const struct cpumask *map);
44int generic_cpu_disable(void);
45int generic_cpu_enable(unsigned int cpu);
46void generic_cpu_die(unsigned int cpu);
47void generic_mach_cpu_die(void);
48#endif
49
50#ifdef CONFIG_PPC64
51#define raw_smp_processor_id()	(local_paca->paca_index)
52#define hard_smp_processor_id() (get_paca()->hw_cpu_id)
53#else
54/* 32-bit */
55extern int smp_hw_index[];
56
57#define raw_smp_processor_id()	(current_thread_info()->cpu)
58#define hard_smp_processor_id() 	(smp_hw_index[smp_processor_id()])
59
60static inline int get_hard_smp_processor_id(int cpu)
61{
62	return smp_hw_index[cpu];
63}
64
65static inline void set_hard_smp_processor_id(int cpu, int phys)
66{
67	smp_hw_index[cpu] = phys;
68}
69#endif
70
71DECLARE_PER_CPU(cpumask_var_t, cpu_sibling_map);
72DECLARE_PER_CPU(cpumask_var_t, cpu_core_map);
73
74static inline struct cpumask *cpu_sibling_mask(int cpu)
75{
76	return per_cpu(cpu_sibling_map, cpu);
77}
78
79static inline struct cpumask *cpu_core_mask(int cpu)
80{
81	return per_cpu(cpu_core_map, cpu);
82}
83
84extern int cpu_to_core_id(int cpu);
85
86/* Since OpenPIC has only 4 IPIs, we use slightly different message numbers.
87 *
88 * Make sure this matches openpic_request_IPIs in open_pic.c, or what shows up
89 * in /proc/interrupts will be wrong!!! --Troy */
90#define PPC_MSG_CALL_FUNCTION   0
91#define PPC_MSG_RESCHEDULE      1
92#define PPC_MSG_CALL_FUNC_SINGLE	2
93#define PPC_MSG_DEBUGGER_BREAK  3
94
95/*
96 * irq controllers that have dedicated ipis per message and don't
97 * need additional code in the action handler may use this
98 */
99extern int smp_request_message_ipi(int virq, int message);
100extern const char *smp_ipi_name[];
101
102void smp_init_iSeries(void);
103void smp_init_pSeries(void);
104void smp_init_cell(void);
105void smp_init_celleb(void);
106void smp_setup_cpu_maps(void);
107
108extern int __cpu_disable(void);
109extern void __cpu_die(unsigned int cpu);
110
111#else
112/* for UP */
113#define hard_smp_processor_id()		get_hard_smp_processor_id(0)
114#define smp_setup_cpu_maps()
115
116#endif /* CONFIG_SMP */
117
118#ifdef CONFIG_PPC64
119static inline int get_hard_smp_processor_id(int cpu)
120{
121	return paca[cpu].hw_cpu_id;
122}
123
124static inline void set_hard_smp_processor_id(int cpu, int phys)
125{
126	paca[cpu].hw_cpu_id = phys;
127}
128
129extern void smp_release_cpus(void);
130
131#else
132/* 32-bit */
133#ifndef CONFIG_SMP
134extern int boot_cpuid_phys;
135static inline int get_hard_smp_processor_id(int cpu)
136{
137	return boot_cpuid_phys;
138}
139
140static inline void set_hard_smp_processor_id(int cpu, int phys)
141{
142	boot_cpuid_phys = phys;
143}
144#endif /* !CONFIG_SMP */
145#endif /* !CONFIG_PPC64 */
146
147extern int smt_enabled_at_boot;
148
149extern int smp_mpic_probe(void);
150extern void smp_mpic_setup_cpu(int cpu);
151extern void smp_generic_kick_cpu(int nr);
152
153extern void smp_generic_give_timebase(void);
154extern void smp_generic_take_timebase(void);
155
156extern struct smp_ops_t *smp_ops;
157
158extern void arch_send_call_function_single_ipi(int cpu);
159extern void arch_send_call_function_ipi_mask(const struct cpumask *mask);
160
161/* Definitions relative to the secondary CPU spin loop
162 * and entry point. Not all of them exist on both 32 and
163 * 64-bit but defining them all here doesn't harm
164 */
165extern void generic_secondary_smp_init(void);
166extern void generic_secondary_thread_init(void);
167extern unsigned long __secondary_hold_spinloop;
168extern unsigned long __secondary_hold_acknowledge;
169extern char __secondary_hold;
170
171#endif /* __ASSEMBLY__ */
172
173#endif /* __KERNEL__ */
174#endif /* _ASM_POWERPC_SMP_H) */
175